CAT25640YIT3 [ONSEMI]
8KX8 SPI BUS SERIAL EEPROM, PDSO8, 4.40 X 3.00 MM, HALOGEN FREE AND ROHS COMPLIANT, CASE 948AL-01, MO-153, TSSOP-8;
| 型号： | CAT25640YIT3 |
| 厂家： | 
ONSEMI |
| 描述： | 8KX8 SPI BUS SERIAL EEPROM, PDSO8, 4.40 X 3.00 MM, HALOGEN FREE AND ROHS COMPLIANT, CASE 948AL-01, MO-153, TSSOP-8 可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器 光电二极管 |
| 文件： | 总19页 (文件大小：184K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CAT25640
64-Kb SPI Serial CMOS
EEPROM
Description
The CAT25640 is a 64−Kb Serial CMOS EEPROM device
internally organized as 8Kx8 bits. This features a 64−byte page write
buffer and supports the Serial Peripheral Interface (SPI) protocol. The
device is enabled through a Chip Select (CS) input. In addition, the
required bus signals are clock input (SCK), data input (SI) and data
output (SO) lines. The HOLD input may be used to pause any serial
communication with the CAT25640 device. The device features
software and hardware write protection, including partial as well as
full array protection.
http://onsemi.com
SOIC−8
V SUFFIX
CASE 751BD
UDFN−8*
HU3 SUFFIX
CASE 517AX
TDFN−8*
VP2 SUFFIX
CASE 511AK
Features
• 20 MHz (5 V) SPI Compatible
• 1.8 V to 5.5 V Supply Voltage Range
• SPI Modes (0,0) & (1,1)
PDIP−8
L SUFFIX
CASE 646AA
UDFN−8
HU4 SUFFIX
CASE 517AZ
TSSOP−8
Y SUFFIX
CASE 948AL
• 64−byte Page Write Buffer
• Self−timed Write Cycle
• Hardware and Software Protection
• Block Write Protection
PIN CONFIGURATION
1
1
− Protect / , / or Entire EEPROM Array
4
2
1
CS
SO
WP
V
CC
• Low Power CMOS Technology
HOLD
SCK
SI
• 1,000,000 Program/Erase Cycles
• 100 Year Data Retention
• Industrial and Extended Temperature Range
• PDIP, SOIC, TSSOP 8−lead, TDFN and UDFN 8−pad Packages
• This Device is Pb−Free, Halogen Free/BFR Free, and RoHS
Compliant
V
SS
PDIP (L), SOIC (V), TSSOP (Y),
TDFN* (VP2), UDFN* (HU3), UDFN (HU4)
* Not recommended for new designs
V
CC
PIN FUNCTION
Pin Name
CS
Function
Chip Select
SI
CS
CAT25640
SO
WP
SO
Serial Data Output
Write Protect
HOLD
SCK
WP
V
Ground
SS
SI
Serial Data Input
Serial Clock
V
SS
SCK
Figure 1. Functional Symbol
HOLD
Hold Transmission Input
Power Supply
V
CC
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 19 of this data sheet.
© Semiconductor Components Industries, LLC, 2012
1
Publication Order Number:
May, 2012 − Rev. 10
CAT25640/D
CAT25640
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameters
Ratings
Units
°C
Operating Temperature
−45 to +130
−65 to +150
−0.5 to +6.5
Storage Temperature
°C
Voltage on any Pin with Respect to Ground (Note 1)
V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than V + 0.5 V. During transitions, the voltage on any pin may
CC
undershoot to no less than −1.5 V or overshoot to no more than V + 1.5 V, for periods of less than 20 ns.
CC
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Symbol
(Note 3)
Parameter
Min
1,000,000
100
Units
Program / Erase Cycles
Years
N
Endurance
END
T
DR
Data Retention
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
3. Page Mode, V = 5 V, 25°C.
CC
Table 3. D.C. OPERATING CHARACTERISTICS
(V = 1.8 V to 5.5 V, T = −40°C to +85°C and V = 2.5 V to 5.5 V, T = −40°C to +125°C, unless otherwise specified.)
CC
A
CC
A
Symbol
Parameter
Test Conditions
Min
Max
2
Units
I
Supply Current
(Read Mode)
Read, V = 5.5 V,
10 MHz / −40°C to 85°C
mA
CCR
CC
SO open
5 MHz / −40°C to 125°C
10 MHz / −40°C to 85°C
5 MHz / −40°C to 125°C
2
I
Supply Current
(Write Mode)
Write, V = 5.5 V,
3
mA
mA
mA
CCW
CC
SO open
3
I
Standby Current
V
= GND or V , CS = V
WP = V , V = 5.5 V
,
,
T = −40°C to +85°C
1
SB1
SB2
IN
CC
CC
A
CC
CC
T = −40°C to +125°C
A
2
I
Standby Current
V
= GND or V , CS = V
T = −40°C to +85°C
A
3
IN
CC
CC
WP = GND, V = 5.5 V
CC
T = −40°C to +125°C
A
5
I
Input Leakage Current
V
= GND or V
CC
−2
−1
2
mA
mA
L
IN
I
Output Leakage
Current
CS = V
V
,
T = −40°C to +85°C
1
LO
CC
A
= GND or V
OUT
CC
T = −40°C to +125°C
A
−1
2
V
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage
−0.5
0.3 V
V
V
V
V
V
V
IL
CC
V
0.7 V
V
+ 0.5
CC
IH
CC
V
V
V
V
V
≥ 2.5 V, I = 3.0 mA
0.4
OL1
OH1
CC
CC
CC
CC
OL
V
≥ 2.5 V, I = −1.6 mA
V
V
− 0.8 V
− 0.2 V
OH
CC
CC
V
< 2.5 V, I = 150 mA
0.2
OL2
OL
V
< 2.5 V, I = −100 mA
OH
OH2
http://onsemi.com
2
CAT25640
Table 4. D.C. OPERATING CHARACTERISTICS − NEW PRODUCT (Rev F)
(V = 1.8 V to 5.5 V, T = −40°C to +85°C and V = 2.5 V to 5.5 V, T = −40°C to +125°C, unless otherwise specified.)
CC
A
CC
A
Symbol
Parameter
Test Conditions
Min
Max
0.2
0.3
0.6
0.6
Units
I
Supply Current
(Read Mode)
Read, SO open /
V
V
V
= 1.8 V, f
SCK
= 5 MHz
=10 MHz
= 20 MHz
mA
CCR
CC
CC
CC
−40°C to +85°C
= 2.5 V, f
SCK
SCK
= 5.5 V, f
Read, SO open /
−40°C to +125°C
2.5 V< V < 5.5 V,
CC
f
= 10 MHz
= 1.8 V
= 2.5 V
= 5.5 V
SCK
I
Supply Current
(Write Mode)
Write, CS = V
/
V
V
V
0.8
1.4
2
mA
CCW
CC
CC
CC
CC
−40°C to +85°C
Write, CS = V
/
2.5 V< V < 5.5 V
2
CC
CC
−40°C to +125°C
I
Standby Current
V
= GND or V
,
T = −40°C to +85°C
1
3
3
5
2
1
2
mA
mA
SB1
IN
CC
A
CS = V , WP = V
,
CC
CC
T = −40°C to +125°C
A
V
= 5.5 V
CC
I
Standby Current
V
= GND or V
,
T = −40°C to +85°C
A
SB2
IN
CC
CS = V , WP = GND,
CC
T = −40°C to +125°C
A
V
= 5.5 V
CC
I
L
Input Leakage Current
V
= GND or V
CC
−2
−1
mA
mA
IN
I
Output Leakage
Current
CS = V
V
T = −40°C to +85°C
A
LO
CC
= GND or V
OUT
CC
T = −40°C to +125°C
A
−1
V
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage
−0.5
0.3 V
V
V
V
V
V
V
IL
CC
V
0.7 V
V
+ 0.5
CC
IH
CC
V
V
V
V
V
> 2.5 V, I = 3.0 mA
0.4
OL1
OH1
CC
CC
CC
CC
OL
V
> 2.5 V, I = −1.6 mA
V
V
− 0.8 V
− 0.2 V
OH
CC
CC
V
< 2.5 V, I = 150 mA
0.2
OL2
OL
V
< 2.5 V, I = −100 mA
OH
OH2
Table 5. PIN CAPACITANCE (Note 4) (T = 25°C, f = 1.0 MHz, V = +5.0 V)
A
CC
Symbol
Test
Conditions
= 0 V
Min
Typ
Max
8
Units
pF
C
OUT
Output Capacitance (SO)
Input Capacitance (CS, SCK, SI, WP, HOLD)
V
OUT
C
IN
V
= 0 V
IN
8
pF
4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
http://onsemi.com
3
CAT25640
Table 6. A.C. CHARACTERISTICS − MATURE PRODUCT
(T = −40°C to +85°C (Industrial) and T = −40°C to +125°C (Extended).) (Notes 5, 8)
A
A
V
= 1.8 V − 5.5 V / −405C to +855C
= 2.5 V − 5.5 V / −405C to +1255C
V
= 2.5 V − 5.5 V
CC
CC
V
−405C to +855C
CC
Min
DC
40
Max
Min
Max
Symbol
Parameter
Units
MHz
ns
f
Clock Frequency
5
DC
10
SCK
t
Data Setup Time
Data Hold Time
20
20
40
40
SU
t
H
40
ns
t
SCK High Time
75
ns
WH
t
SCK Low Time
75
ns
WL
t
HOLD to Output Low Z
Input Rise Time
50
2
25
2
ns
LZ
t
RI
(Note 6)
(Note 6)
ms
t
FI
Input Fall Time
2
2
ms
t
t
HOLD Setup Time
HOLD Hold Time
Output Valid from Clock Low
Output Hold Time
Output Disable Time
HOLD to Output High Z
CS High Time
0
0
ns
HD
CD
10
10
ns
t
V
75
40
ns
t
0
0
ns
HO
t
50
20
25
ns
DIS
t
100
ns
HZ
t
50
20
20
15
20
15
15
10
60
ns
CS
t
CS Setup Time
ns
CSS
t
(Note 8)
CS Hold Time
30
ns
CSH
t
CS Interactive Setup Time
CS Interactive Hold Time
WP Setup Time
20
ns
CNS
CNH
WPS
WPH
t
20
ns
t
10
ns
t
WP Hold Time
100
ns
t
(Note 7)
Write Cycle Time
5
5
ms
WC
5. AC Test Conditions:
Input Pulse Voltages: 0.3 V to 0.7 V
CC
CC
Input rise and fall times: ≤ 10 ns
Input and output reference voltages: 0.5 V
CC
Output load: current source I
/I
; C = 50 pF
OL max OH max L
6. This parameter is tested initially and after a design or process change that affects the parameter.
7. t is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
WC
8. All Chip Select (CS) timing parameters are defined relative to the positive clock edge (Figure 2). t
timing specification is valid
CSH
for die revision E and higher. The die revision E is identified by letter “E” or a dedicated marking code on top of the package. For
previous product revision (Rev. D) the t
is defined relative to the negative clock edge.
CSH
http://onsemi.com
4
CAT25640
Table 7. A.C. CHARACTERISTICS – NEW PRODUCT (Rev F) (V = 1.8 V to 5.5 V, T = −40°C to +85°C (Industrial) and
CC
A
V
= 2.5 V to 5.5 V, T = −40°C to +125°C, unless otherwise specified.) (Note 9)
CC
A
V
= 1.8 V − 5.5 V
V
= 2.5 V − 5.5 V
V
= 4.5 V − 5.5 V
CC
CC
CC
−405C to +855C
−405C to +1255C
−405C to +855C
Min
DC
20
Max
Min
DC
10
Max
Min
DC
5
Max
Symbol
Parameter
Clock Frequency
Units
MHz
ns
f
5
10
20
SCK
t
Data Setup Time
Data Hold Time
SU
t
H
20
10
5
ns
t
SCK High Time
75
40
20
20
ns
WH
t
SCK Low Time
75
40
ns
WL
t
HOLD to Output Low Z
Input Rise Time
50
2
25
2
25
2
ns
LZ
t
RI
(Note 10)
(Note 10)
ms
t
FI
Input Fall Time
2
2
2
ms
t
HOLD Setup Time
HOLD Hold Time
Output Valid from Clock Low
Output Hold Time
Output Disable Time
HOLD to Output High Z
CS High Time
0
0
0
5
ns
HD
CD
t
10
10
ns
t
V
70
35
20
ns
t
0
0
0
ns
HO
t
50
20
25
20
25
ns
DIS
t
100
ns
HZ
t
80
30
30
20
20
10
10
40
30
30
20
20
10
10
20
15
20
15
15
10
10
ns
CS
t
CS Setup Time
ns
CSS
CSH
CNS
CNH
WPS
WPH
t
t
CS Hold Time
ns
CS Inactive Setup Time
CS Inactive Hold Time
WP Setup Time
ns
t
ns
t
ns
t
WP Hold Time
ns
t
(Note 11)
Write Cycle Time
5
5
5
ms
WC
9. AC Test Conditions:
Input Pulse Voltages: 0.3 V to 0.7 V
CC
CC
Input rise and fall times: ≤ 10 ns
Input and output reference voltages: 0.5 V
CC
Output load: current source I
/I
; C = 30 pF
OL max OH max L
10.This parameter is tested initially and after a design or process change that affects the parameter.
11. t is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
WC
Table 8. POWER−UP TIMING (Notes 10, 12)
Symbol
Parameter
Max
1
Units
t
Power−up to Read Operation
Power−up to Write Operation
ms
ms
PUR
t
1
PUW
12.t
and t
are the delays required from the time V is stable until the specified operation can be initiated.
PUR
PUW
CC
http://onsemi.com
5
CAT25640
Pin Description
Functional Description
The CAT25640 device supports the Serial Peripheral
Interface (SPI) bus protocol, modes (0,0) and (1,1). The
device contains an 8−bit instruction register. The instruction
set and associated op−codes are listed in Table 9.
Reading data stored in the CAT25640 is accomplished by
simply providing the READ command and an address.
Writing to the CAT25640, in addition to a WRITE
command, address and data, also requires enabling the
device for writing by first setting certain bits in a Status
Register, as will be explained later.
SI: The serial data input pin accepts op−codes, addresses
and data. In SPI modes (0,0) and (1,1) input data is latched
on the rising edge of the SCK clock input.
SO: The serial data output pin is used to transfer data out of
the device. In SPI modes (0,0) and (1,1) data is shifted out
on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock provided
by the host and used for synchronizing communication
between host and CAT25640.
CS: The chip select input pin is used to enable/disable the
CAT25640. When CS is high, the SO output is tri−stated (high
impedance) and the device is in Standby Mode (unless an
internal write operation is in progress). Every communication
session between host and CAT25640 must be preceded by a
high to low transition and concluded with a low to high
transition of the CS input.
After a high to low transition on the CS input pin, the
CAT25640 will accept any one of the six instruction
op−codes listed in Table 9 and will ignore all other possible
8−bit combinations. The communication protocol follows
the timing from Figure 2.
Table 9. INSTRUCTION SET
Instruction
WREN
WRDI
Op−code
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Operation
WP: The write protect input pin will allow all write
operations to the device when held high. When WP pin is
tied low and the WPEN bit in the Status Register (refer to
Status Register description, later in this Data Sheet) is set to
“1”, writing to the Status Register is disabled.
Enable Write Operations
Disable Write Operations
Read Status Register
Write Status Register
Read Data from Memory
Write Data to Memory
RDSR
WRSR
READ
HOLD: The HOLD input pin is used to pause transmission
between host and CAT25640, without having to retransmit
the entire sequence at a later time. To pause, HOLD must be
taken low and to resume it must be taken back high, with the
SCK input low during both transitions. When not used for
WRITE
pausing, the HOLD input should be tied to V , either
CC
directly or through a resistor.
t
CS
CS
t
t
t
WL
CSS
WH
t
t
t
CNS
CNH
CSH
SCK
SI
t
H
t
RI
t
FI
t
SU
VALID
IN
t
V
t
V
t
DIS
t
HO
HI−Z
HI−Z
VALID
OUT
SO
Figure 2. Synchronous Data Timing
http://onsemi.com
6
CAT25640
Status Register
The Status Register, as shown in Table 10, contains a
number of status and control bits.
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 11. The protected
blocks then become read−only.
The RDY (Ready) bit indicates whether the device is busy
with a write operation. This bit is automatically set to 1 during
an internal write cycle, and reset to 0 when the device is ready
to accept commands. For the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
Write Enable state and when set to 0, the device is in a Write
Disable state.
The WPEN (Write Protect Enable) bit acts as an enable for
the WP pin. Hardware write protection is enabled when the
WP pin is low and the WPEN bit is 1. This condition
prevents writing to the status register and to the block
protected sections of memory. While hardware write
protection is active, only the non−block protected memory
can be written. Hardware write protection is disabled when
the WP pin is high or the WPEN bit is 0. The WPEN bit, WP
pin and WEL bit combine to either permit or inhibit Write
operations, as detailed in Table 12.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non−volatile. The user is
Table 10. STATUS REGISTER
7
6
0
5
0
4
0
3
2
1
0
WPEN
BP1
BP0
WEL
RDY
Table 11. BLOCK PROTECTION BITS
Status Register Bits
BP1
BP0
Array Address Protected
None
Protection
0
0
1
1
0
1
0
1
No Protection
1800−1FFF
Quarter Array Protection
Half Array Protection
Full Array Protection
1000−1FFF
0000−1FFF
Table 12. WRITE PROTECT CONDITIONS
WPEN
WP
X
WEL
Protected Blocks
Protected
Unprotected Blocks
Protected
Status Register
Protected
Writable
0
0
1
1
X
X
0
1
0
1
0
1
X
Protected
Writable
Low
Low
High
High
Protected
Protected
Protected
Protected
Protected
Writable
Protected
Writable
Protected
Protected
Protected
Writable
http://onsemi.com
7
CAT25640
WRITE OPERATIONS
Write Enable and Write Disable
The CAT25640 device powers up into a write disable
state. The device contains a Write Enable Latch (WEL)
which must be set before attempting to write to the memory
array or to the status register. In addition, the address of the
memory location(s) to be written must be outside the
protected area, as defined by BP0 and BP1 bits from the
status register.
The internal Write Enable Latch and the corresponding
Status Register WEL bit are set by sending the WREN
instruction to the CAT25640. Care must be taken to take the
CS input high after the WREN instruction, as otherwise the
Write Enable Latch will not be properly set. WREN timing
is illustrated in Figure 3. The WREN instruction must be
sent prior to any WRITE or WRSR instruction.
The internal write enable latch is reset by sending the
WRDI instruction as shown in Figure 4. Disabling write
operations by resetting the WEL bit, will protect the device
against inadvertent writes.
CS
SCK
1
1
0
SI
0
0
0
0
0
HIGH IMPEDANCE
SO
Dashed Line = mode (1, 1)
Figure 3. WREN Timing
CS
SCK
1
0
0
SI
0
0
0
0
0
HIGH IMPEDANCE
SO
Dashed Line = mode (1, 1)
Figure 4. WRDI Timing
http://onsemi.com
8
CAT25640
Byte Write
Page Write
Once the WEL bit is set, the user may execute a write
sequence, by sending a WRITE instruction, a 16−bit address
and data as shown in Figure 5. Only 13 significant address
bits are used by the CAT25640. The rest are don’t care bits,
as shown in Table 13. Internal programming will start after
the low to high CS transition. During an internal write cycle,
all commands, except for RDSR (Read Status Register) will
be ignored. The RDY bit will indicate if the internal write
cycle is in progress (RDY high), or the device is ready to
accept commands (RDY low).
After sending the first data byte to the CAT25640, the host
may continue sending data, up to a total of 64 bytes,
according to timing shown in Figure 6. After each data byte,
the lower order address bits are automatically incremented,
while the higher order address bits (page address) remain
unchanged. If during this process the end of page is
exceeded, then loading will “roll over” to the first byte in the
page, thus possibly overwriting previously loaded data.
Following completion of the write cycle, the CAT25640 is
automatically returned to the write disable state.
Table 13. BYTE ADDRESS
Device
Address Significant Bits
Address Don’t Care Bits
# Address Clock Pulses
CAT25640
A12 − A0
A15 − A13
16
CS
0
1
2
3
4
5
6
7
8
21 22 23 24 25 26 27 28 29 30 31
SCK
OPCODE
DATA IN
BYTE ADDRESS*
D7 D6 D5 D4 D3 D2 D1 D0
SI
0
0
0
0
0
0
1
0
A
A
0
N
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
SO
* Please check the Byte Address Table (Table 13)
Figure 5. Byte WRITE Timing
CS
24+(N−1)x8−1 .. 24+(N−1)x8
0
1
2
3
4
5
6
7
8
21 22 23
32−39
24−31
24+Nx8−1
SCK
SI
Data Byte N
7..1
BYTE ADDRESS*
A
OPCODE
DATA IN
A
0
0
0
0
0
0
1
0
N
0
0
Data Data Data
Byte 1 Byte 2 Byte 3
HIGH IMPEDANCE
SO
Dashed Line = mode (1, 1)
* Please check the Byte Address Table (Table 13)
Figure 6. Page WRITE Timing
http://onsemi.com
9
CAT25640
Write Status Register
Write Protection
The Status Register is written by sending a WRSR
instruction according to timing shown in Figure 7. Only bits
2, 3 and 7 can be written using the WRSR command.
The Write Protect (WP) pin can be used to protect the
Block Protect bits BP0 and BP1 against being inadvertently
altered. When WP is low and the WPEN bit is set to “1”,
write operations to the Status Register are inhibited. WP
going low while CS is still low will interrupt a write to the
status register. If the internal write cycle has already been
initiated, WP going low will have no effect on any write
operation to the Status Register. The WP pin function is
blocked when the WPEN bit is set to “0”. The WP input
timing is shown in Figure 8.
CS
0
1
2
3
4
5
6
7
1
8
9
6
10
5
11
4
12
13
2
14
1
15
0
SCK
SI
OPCODE
0
DATA IN
3
0
0
0
0
0
0
7
MSB
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
SO
Figure 7. WRSR Timing
t
t
WPH
WPS
CS
SCK
WP
WP
Dashed Line = mode (1, 1)
Figure 8. WP Timing
http://onsemi.com
10
CAT25640
READ OPERATIONS
Read from Memory Array
address, and the read cycle can be continued indefinitely.
The read operation is terminated by taking CS high.
To read from memory, the host sends a READ instruction
followed by a 16−bit address (see Table 13 for the number
of significant address bits).
Read Status Register
To read the status register, the host simply sends a RDSR
command. After receiving the last bit of the command, the
CAT25640 will shift out the contents of the status register on
the SO pin (Figure 10). The status register may be read at
any time, including during an internal write cycle. While the
internal write cycle is in progress, the RDSR command will
output the contents of the status register.
After receiving the last address bit, the CAT25640 will
respond by shifting out data on the SO pin (as shown in
Figure 9). Sequentially stored data can be read out by simply
continuing to run the clock. The internal address pointer is
automatically incremented to the next higher address as data
is shifted out. After reaching the highest memory address,
the address counter “rolls over” to the lowest memory
CS
20 21 22 23 24 25 26 27 28 29 30
0
1
2
3
4
5
6
7
8
9
10
SCK
SI
OPCODE
BYTE ADDRESS*
A
A
0
0
0
0
0
0
0
1
1
N
DATA OUT
HIGH IMPEDANCE
SO
7
6
5
4
3
2
1
0
Dashed Line = mode (1, 1)
* Please check the Byte Address Table (Table 13)
MSB
Figure 9. READ Timing
CS
0
1
2
3
4
5
1
6
0
7
1
8
9
10
11
12
13
14
SCK
OPCODE
0
0
0
0
0
SI
DATA OUT
3
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
5
7
6
4
2
1
0
SO
MSB
Figure 10. RDSR Timing
http://onsemi.com
11
CAT25640
Hold Operation
below the POR trigger level. This bi−directional POR
behavior protects the device against ‘brown−out’ failure
following a temporary loss of power.
The CAT25640 device powers up in a write disable state
and in a low power standby mode. A WREN instruction
must be issued prior to any writes to the device.
After power up, the CS pin must be brought low to enter
a ready state and receive an instruction. After a successful
byte/page write or status register write, the device goes into
a write disable mode. The CS input must be set high after the
proper number of clock cycles to start the internal write
cycle. Access to the memory array during an internal write
cycle is ignored and programming is continued. Any invalid
op−code will be ignored and the serial output pin (SO) will
remain in the high impedance state.
The HOLD input can be used to pause communication
between host and CAT25640. To pause, HOLD must be
taken low while SCK is low (Figure 11). During the hold
condition the device must remain selected (CS low). During
the pause, the data output pin (SO) is tri−stated (high
impedance) and SI transitions are ignored. To resume
communication, HOLD must be taken high while SCK is low.
Design Considerations
The CAT25640 device incorporates Power−On Reset
(POR) circuitry which protects the internal logic against
powering up in the wrong state. The device will power up
into Standby mode after VCC exceeds the POR trigger level
and will power down into Reset mode when VCC drops
CS
t
t
CD
CD
SCK
t
HD
t
HD
HOLD
SO
t
HZ
HIGH IMPEDANCE
t
LZ
Dashed Line = mode (1, 1)
Figure 11. HOLD Timing
http://onsemi.com
12
CAT25640
PACKAGE DIMENSIONS
PDIP−8, 300 mils
CASE 646AA−01
ISSUE A
SYMBOL
MIN
NOM
MAX
A
5.33
A1
A2
b
0.38
2.92
0.36
3.30
0.46
1.52
0.25
9.27
4.95
0.56
1.78
0.36
10.16
b2
c
1.14
0.20
9.02
E1
D
E
E1
e
7.62
6.10
7.87
6.35
8.25
7.11
2.54 BSC
7.87
2.92
10.92
3.80
eB
L
PIN # 1
IDENTIFICATION
3.30
D
TOP VIEW
E
A2
A1
A
c
b2
L
eB
e
b
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
http://onsemi.com
13
CAT25640
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD−01
ISSUE O
SYMBOL
MIN
NOM
MAX
1.35
A
1.75
A1
b
0.10
0.33
0.19
4.80
5.80
3.80
0.25
0.51
0.25
5.00
6.20
4.00
c
E1
E
D
E
E1
e
h
L
θ
1.27 BSC
0.25
0.40
0º
0.50
1.27
8º
PIN # 1
IDENTIFICATION
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
http://onsemi.com
14
CAT25640
PACKAGE DIMENSIONS
TSSOP8, 4.4x3
CASE 948AL−01
ISSUE O
b
SYMBOL
MIN
NOM
MAX
A
A1
A2
b
1.20
0.15
1.05
0.30
0.20
3.10
6.50
4.50
0.05
0.80
0.19
0.09
2.90
6.30
4.30
0.90
E
c
E1
D
3.00
6.40
E
E1
e
4.40
0.65 BSC
1.00 REF
L
L1
0.50
0.60
0.75
0º
8º
θ
e
TOP VIEW
D
c
A2
A
q1
A1
L1
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.
http://onsemi.com
15
CAT25640
PACKAGE DIMENSIONS
TDFN8, 2x3
CASE 511AK−01
ISSUE A
D
A
e
b
E2
E
PIN#1
IDENTIFICATION
A1
PIN#1 INDEX AREA
D2
L
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.70
0.00
0.45
NOM
MAX
0.80
0.05
0.65
A
A1
A2
A3
b
0.75
0.02
A2
0.55
0.20 REF
0.25
A3
0.20
1.90
1.30
2.90
1.20
0.30
2.10
1.50
3.10
1.40
D
2.00
FRONT VIEW
D2
E
1.40
3.00
E2
e
1.30
0.50 TYP
0.30
L
0.20
0.40
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
http://onsemi.com
16
CAT25640
PACKAGE DIMENSIONS
UDFN8, 2x3
CASE 517AX−01
ISSUE O
D
A
DETAIL A
DAP SIZE 1.3 x 1.8
E
PIN #1
IDENTIFICATION
E2
A1
PIN #1 INDEX AREA
D2
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.45
0.00
NOM
MAX
0.55
0.05
b
A
A1
A3
b
0.50
0.02
L
0.127 REF
0.25
K
0.20
1.90
1.50
2.90
0.10
0.30
e
D
2.00
2.10
1.70
3.10
0.30
DETAIL A
D2
E
1.60
3.00
E2
e
0.20
0.50 TYP
0.10 REF
0.35
A3
K
A
L
0.30
0.40
A1
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
FRONT VIEW
http://onsemi.com
17
CAT25640
PACKAGE DIMENSIONS
UDFN8, 2x3 EXTENDED PAD
CASE 517AZ−01
ISSUE O
b
D
e
A
L
DAP SIZE 1.8 x 1.8
E2
E
PIN #1
IDENTIFICATION
A1
PIN #1 INDEX AREA
D2
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.45
0.00
NOM
MAX
A
A1
A3
b
0.50
0.02
0.55
0.05
0.127 REF
0.25
A3
A
DETAIL A
0.065 REF
0.20
1.95
1.35
2.95
1.25
0.30
2.05
1.45
3.05
1.35
D
2.00
FRONT VIEW
D2
E
1.40
3.00
E2
e
1.30
0.50 REF
0.30
L
0.25
0.35
0.065 REF
Copper Exposed
A3 0.0 - 0.05
DETAIL A
Notes:
(1) ꢀAll dimensions are in millimeters.
(2) Refer JEDEC MO-236/MO-252.
http://onsemi.com
18
CAT25640
ORDERING INFORMATION
Specific
Device
Marking
(Note 13)
Lead
Finish
Device Order Number
Package Type
Temperature Range
Shipping (Note 14)
CAT25640HU3I−GT3
S6V
S6U
S6U
UDFN8
−40°C to +85°C
−40°C to +125°C
−40°C to +85°C
NiPdAu
NiPdAu
NiPdAu
Tape & Reel,
3,000 Units / Reel
CAT25640HU4E−GT3
CAT25640HU4I−GT3
UDFN8−EP
UDFN8−EP
Tape & Reel,
3,000 Units / Reel
Tape & Reel,
3,000 Units / Reel
CAT25640LE−G
CAT25640LI−G
CAT25640VE−GT3
25640F
25640F
25640F
PDIP−8
PDIP−8
−40°C to +125°C
−40°C to +85°C
−40°C to +125°C
NiPdAu
NiPdAu
NiPdAu
Tube, 50 Units
Tube, 50 Units
SOIC −8, JEDEC
Tape & Reel,
3,000 Units / Reel
CAT25640VI−G
25640F
25640F
SOIC−8, JEDEC
SOIC−8, JEDEC
−40°C to +85°C
−40°C to +85°C
NiPdAu
NiPdAu
Tube, 100 Units
CAT25640VI−GT3
Tape & Reel,
3,000 Units / Reel
CAT25640VP2I−GT3
S6T
TDFN−8
−40°C to +85°C
−40°C to +125°C
NiPdAu
NiPdAu
Tape & Reel,
(Note 15)
3,000 Units / Reel
CAT25640YE−GT3
S64F
TSSOP−8
Tape & Reel,
3,000 Units / Reel
CAT25640YI−G
S64F
S64F
TSSOP−8
TSSOP−8
−40°C to +85°C
−40°C to +85°C
NiPdAu
NiPdAu
Tube, 100 Units
CAT25640YI−GT3
Tape & Reel,
3,000 Units / Reel
13.For New Product (Rev F)
14.For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
15.Not recommended for new designs.
16.For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device
Nomenclature document, TND310/D, available at www.onsemi.com
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
CAT25640/D
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 202
-
VISHAY
©2020 ICPDF网 联系我们和版权申明