CAT34C02VP2I-GT3 [ONSEMI]
256X8 I2C/2-WIRE SERIAL EEPROM, DSO8, 2 X 3 MM, ROHS COMPLIANT, MO-229, TDFN-8;
| 型号： | CAT34C02VP2I-GT3 |
| 厂家： | 
ONSEMI |
| 描述： | 256X8 I2C/2-WIRE SERIAL EEPROM, DSO8, 2 X 3 MM, ROHS COMPLIANT, MO-229, TDFN-8 可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器 时钟 双倍数据速率 内存集成电路 |
| 文件： | 总14页 (文件大小：166K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CAT34C02
2 kb I2C EEPROM for DDR2
DIMM Serial Presence
Detect
Description
http://onsemi.com
The CAT34C02 is a 2 kb Serial CMOS EEPROM, internally
organized as 16 pages of 16 bytes each, for a total of 256 bytes of 8 bits
each.
It features a 16−byte page write buffer and supports both the
2
Standard (100 kHz) as well as Fast (400 kHz) I C protocol.
Write operations can be inhibited by taking the WP pin High (this
protects the entire memory) or by setting an internal Write Protect flag
via Software command (this protects the lower half of the memory).
In addition to Permanent Software Write Protection, the
CAT34C02 also features JEDEC compatible Reversible Software
Write Protection for DDR2 Serial Presence Detect (SPD)
applications operating over the 1.7 V to 3.6 V supply voltage range.
The CAT34C02 is fully backwards compatible with earlier
DDR1 SPD applications operating over the 1.7 V to 5.5 V supply
voltage range.
TSSOP−8
Y SUFFIX
CASE 948AL
TDFN−8
VP2 SUFFIX
CASE 511AK
UDFN−8
HU3 SUFFIX
CASE 517AX
UDFN−8 EP
HU4 SUFFIX
CASE 517AZ
Features
2
• Supports Standard and Fast I C Protocol
• 1.7 V to 5.5 V Supply Voltage Range
• 16−Byte Page Write Buffer
PIN CONFIGURATION
1
A
A
A
V
0
1
2
CC
WP
• Hardware Write Protection for Entire Memory
• Software Write Protection for Lower 128 Bytes
SCL
SDA
2
• Schmitt Triggers and Noise Suppression Filters on I C Bus Inputs
V
SS
(SCL and SDA)
TSSOP (Y), TDFN (VP2),
UDFN (HU3), UDFN (HU4)
• Low power CMOS Technology
• 1,000,000 Program/Erase Cycles
• 100 Year Data Retention
• Industrial Temperature Range
For the location of Pin 1, please consult the
corresponding package drawing.
• This Device is Pb−Free, Halogen Free/BFR Free and RoHS
PIN FUNCTION
Compliant*
V
Pin Name
Function
Device Address Input
Serial Data Input/Output
Serial Clock Input
Write Protect Input
Power Supply
CC
A , A , A
0
1
2
SDA
SCL
SCL
WP
CAT34C02
SDA
A , A , A
2
1
0
V
CC
WP
V
SS
Ground
V
SS
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 14 of this data sheet.
Figure 1. Functional Symbol
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2011
1
Publication Order Number:
March, 2011 − Rev. 17
CAT34C02/D
CAT34C02
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter
Rating
Unit
°C
°C
V
Operating Temperature
−45 to +130
−65 to +150
−0.5 to +6.5
−0.5 to +10.5
Storage Temperature
Voltage on Any Pin with Respect to Ground (Note 1)
Voltage on Pin A with Respect to Ground
V
0
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than V + 0.5 V. During transitions, the voltage on any pin may
CC
undershoot to no less than −1.5 V or overshoot to no more than V + 1.5 V, for periods of less than 20 ns.
CC
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Symbol
(Note 3)
Parameter
Endurance
Data Retention
Min
1,000,000
100
Units
Program/ Erase Cycles
Years
N
END
T
DR
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
3. Page Mode, V = 5 V, 25°C
CC
Table 3. D.C. OPERATING CHARACTERISTICS (V = 1.7 V to 5.5 V, T = −40°C to +85°C, unless otherwise specified.)
CC
A
Symbol
Parameter
Test Conditions
Min
Max
Units
I
Supply Current
V
V
< 3.6 V, f
> 3.6 V, f
= 100 kHz
= 400 kHz
1
2
1
mA
CC
CC
SCL
CC
SCL
I
Standby Current
All I/O Pins at GND or V
T = −40°C to +85°C
CC
mA
SB
CC
A
V
≤ 3.3 V
T = −40°C to +85°C
CC
3
A
V
> 3.3 V
I
L
I/O Pin Leakage
Pin at GND or V
2
mA
CC
V
Input Low Voltage
Input High Voltage
Output Low Voltage
−0.5
0.3 x V
V
IL
IH
CC
V
0.7 x V
V
CC
+ 0.5
CC
V
OL
V
V
> 2.5 V, I = 3 mA
0.4
0.2
CC
OL
< 2.5 V, I = 1 mA
CC
OL
Table 4. PIN IMPEDANCE CHARACTERISTICS (V = 1.7 V to 5.5 V, T = −40°C to +85°C, unless otherwise specified.)
CC
A
Symbol
Parameter
SDA I/O Pin Capacitance
Other Input Pins
Conditions
Max
8
Units
C
(Note 4)
(Note 5)
V
IN
= 0 V, f = 1.0 MHz, V = 5.0 V
pF
IN
CC
6
I
WP Input Current
V
V
V
< V , V = 5.5 V
130
120
80
2
mA
mA
WP
IN
IN
IN
IH
CC
< V , V = 3.6 V
IH
CC
< V , V = 1.7 V
IH
CC
V
IN
> V
IH
I
(Note 5)
Address Input Current
(A0, A1, A2)
Product Rev H
V
IN
V
IN
V
IN
< V , V = 5.5 V
50
35
25
2
A
IH
CC
< V , V = 3.6 V
IH
CC
< V , V = 1.7 V
IH
CC
V
IN
> V
IH
4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
5. When not driven, the WP, A0, A1 and A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull-down is
relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To
conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V ), the strong pull-down reverts to a weak current
CC
source.
http://onsemi.com
2
CAT34C02
Table 5. A.C. CHARACTERISTICS (V = 1.7 V to 5.5 V, T = −40°C to +85°C) (Note 6)
CC
A
Standard
Fast
Min
Max
Min
Max
Symbol
Parameter
Units
kHz
ms
F
SCL
Clock Frequency
100
400
t
START Condition Hold Time
Low Period of SCL Clock
High Period of SCL Clock
START Condition Setup Time
Data Hold Time
4
4.7
4
0.6
1.3
0.6
0.6
0
HD:STA
t
ms
LOW
t
ms
HIGH
t
4.7
0
ms
SU:STA
HD:DAT
t
ms
t
Data Setup Time
250
100
ns
SU:DAT
t
(Note 7)
SDA and SCL Rise Time
SDA and SCL Fall Time
STOP Condition Setup Time
1000
300
300
300
ns
R
t (Note 7)
ns
F
t
4
0.6
1.3
ms
SU:STO
t
Bus Free Time Between STOP and START
SCL Low to SDA Data Out
Data Out Hold Time
4.7
ms
BUF
t
AA
3.5
0.9
ms
t
100
100
ns
DH
T (Note 7)
Noise Pulse Filtered at SCL and SDA Inputs
WP Setup Time
100
100
ns
i
t
0
0
ms
SU:WP
HD:WP
t
WP Hold Time
2.5
2.5
ms
t
Write Cycle Time
5
1
5
1
ms
ms
WR
t
(Notes 7 & 8)
Power−up to Ready Mode
PU
6. Test conditions according to “A.C. Test Conditions” table.
7. Tested initially and after a design or process change that affects this parameter.
8. t is the delay between the time V is stable and the device is ready to accept commands.
PU
CC
Table 6. THERMAL CHARACTERISTICS (Air velocity = 0 m/s, 4 layers PCB) (Notes 9 and 10)
Part Number
Package
TSSOP
TDFN
q
q
Units
°C/W
°C/W
°C/W
°C/W
JA
JC
CAT34C02Y
64
92
37
CAT34C02VP2
CAT34C02HU3
CAT34C02HU4
15
18
18
UDFN
101
101
UDFN
9. T = T + P * q , where: T is the Junction Temperature, T the Ambient Temperature, P the Power dissipation.
J
A
D
JA
J
CC
C
A
D
Example: CAT34C02VP2, V = 3.0 V, I
= 1 mA, T = 85°C: T = 85°C + 3 mW * 92°C/W = 85.276°C.
CCmax
A J
10.T = T + P * q , where: T is the Case Temperature, etc.
J
C
D
JC
Table 7. A.C. TEST CONDITIONS
Input Levels
0.2 V to 0.8 V
CC CC
Input Rise and Fall Times
Input Reference Levels
Output Reference Levels
Output Load
≤ 50 ns
0.3 V , 0.7 V
CC
CC
0.5 V
CC
Current Source: I = 3 mA (V ≥ 2.5 V); I = 1 mA (V < 2.5 V); C = 100 pF
OL
CC
OL
CC
L
http://onsemi.com
3
CAT34C02
Power−On Reset (POR)
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
The CAT34C02 incorporates Power−On Reset (POR)
circuitry which protects the internal logic against powering
up in the wrong state.
The CAT34C02 will power up into Standby mode after
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2).
V
exceeds the POR trigger level and will power down into
CC
Reset mode when V drops below the POR trigger level.
CC
This bi−directional POR feature protects the device against
‘brown−out’ failure following a temporary loss of power.
Start
The START condition precedes all commands. It consists
of a HIGH to LOW transition on SDA while SCL is HIGH.
The START acts as a ‘wake−up’ call to all receivers. Absent
a START, a Slave will not respond to commands.
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
Stop
The STOP condition completes all commands. It consists
of a LOW to HIGH transition on SDA while SCL is HIGH.
The STOP starts the internal Write cycle (when following a
Write command) or sends the Slave into standby mode
(when following a Read command).
A , A and A : The Address pins accept the device address.
0
1
2
These pins have on−chip pull−down resistors.
WP: The Write Protect input pin inhibits all write
operations, when pulled HIGH. This pin has an on−chip
pull−down resistor.
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an 8−bit
serial Slave address. The first 4 bits of the Slave address are
set to 1010, for normal Read/Write operations (Figure 3).
Functional Description
The CAT34C02 supports the Inter−Integrated Circuit
2
(I C) Bus data transmission protocol, which defines a device
The next 3 bits, A , A and A , select one of 8 possible Slave
2
1
0
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT34C02 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver. Up to 8 devices may be connected to
devices. The last bit, R/W, specifies whether a Read (1) or
Write (0) operation is to be performed.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
th
the bus as determined by the device address inputs A , A ,
0
1
during the 9 clock cycle (Figure 4). The Slave will also
and A .
2
acknowledge the byte address and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
2
I C Bus Protocol
th
and then releases the SDA line during the 9 clock cycle. If
2
The I C bus consists of two ‘wires’, SCL and SDA. The
the Master acknowledges the data, then the Slave continues
transmitting. The Master terminates the session by not
acknowledging the last data byte (NoACK) and by sending
a STOP to the Slave. Bus timing is illustrated in Figure 5.
two wires are connected to the V supply via pull−up
resistors. Master and Slave devices connect to the 2−wire
bus via their respective SCL and SDA pins. The transmitting
CC
SDA
SCL
START BIT
STOP BIT
Figure 2. Start/Stop Timing
http://onsemi.com
4
CAT34C02
1
0
1
0
A
2
A
1
A
0
R/W
DEVICE ADDRESS
Figure 3. Slave Address Bits
BUS RELEASE DELAY (TRANSMITTER)
BUS RELEASE DELAY
(RECEIVER)
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
ACK SETUP (≥ t
)
SU:DAT
START
ACK DELAY (≤ t
)
AA
Figure 4. Acknowledge Timing
t
t
F
t
R
HIGH
t
t
LOW
LOW
SCL
t
t
HD:DAT
SU:STA
t
t
t
HD:STA
SU:DAT
SU:STO
SDA IN
t
BUF
t
AA
t
DH
SDA OUT
Figure 5. Bus Timing
Write Operations
Byte Write
The internal byte address counter is automatically
incremented after each data byte is loaded. If the Master
transmits more than 16 data bytes, then earlier bytes will be
overwritten by later bytes in a ‘wrap−around’ fashion
(within the selected page). The internal Write cycle starts
immediately following the STOP.
In Byte Write mode the Master sends a START, followed
by Slave address, byte address and data to be written
(Figure 6). The Slave acknowledges all 3 bytes, and the
Master then follows up with a STOP, which in turn starts the
internal Write operation (Figure 7). During internal Write,
the Slave will not acknowledge any Read or Write request
from the Master.
Acknowledge Polling
Acknowledge polling can be used to determine if the
CAT34C02 is busy writing or is ready to accept commands.
Polling is implemented by interrogating the device with a
‘Selective Read’ command (see READ OPERATIONS).
The CAT34C02 will not acknowledge the Slave address,
as long as internal Write is in progress.
Page Write
The CAT34C02 contains 256 bytes of data, arranged in 16
pages of 16 bytes each. A page is selected by the 4 most
significant bits of the address byte following the Slave
address, while the 4 least significant bits point to the byte
within the page. Up to 16 bytes can be written in one Write
cycle (Figure 8).
Delivery State
The CAT34C02 is shipped ‘unprotected’, i.e. neither SWP
flag is set. The entire 2 kb memory is erased, i.e. all bytes are
FFh.
http://onsemi.com
5
CAT34C02
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE
ADDRESS
DATA
SDA LINE
S
P
A
C
K
A
C
K
A
C
K
Figure 6. Byte Write Timing
SCL
SDA
8th Bit
Byte n
ACK
t
WR
STOP
CONDITION
START
CONDITION
ADDRESS
Figure 7. Write Cycle Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE
ADDRESS (n)
DATA n
DATA n+1
DATA n+P
SDA LINE
S
P
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
NOTE: IN THIS EXAMPLE n = XXXX 0000(B); X = 1 or 0
Figure 8. Page Write Timing
BYTE ADDRESS
DATA
1
8
9
1
8
SCL
A
7
A
0
D
D
0
SDA
WP
7
t
SU:WP
t
HD:WP
Figure 9. WP Timing
http://onsemi.com
6
CAT34C02
Read Operations
The address counter can be initialized by performing a
‘dummy’ Write operation (Figure 11). Here the START is
followed by the Slave address (with the R/W bit set to ‘0’)
and the desired byte address. Instead of following up with
Immediate Address Read
In standby mode, the CAT34C02 internal address counter
points to the data byte immediately following the last byte
accessed by a previous operation. If that ‘previous’ byte was
the last byte in memory, then the address counter will point
nd
data, the Master then issues a 2 START, followed by the
‘Immediate Address Read’ sequence, as described earlier.
st
to the 1 memory byte, etc.
Sequential Read
If the Master acknowledges the 1 data byte transmitted
st
When, following a START, the CAT34C02 is presented
with a Slave address containing a ‘1’ in the R/W bit position
(Figure 10), it will acknowledge (ACK) in the 9 clock cycle,
and will then transmit data being pointed at by the internal
address counter. The Master can stop further transmission by
issuing a NoACK, followed by a STOP condition.
by the CAT34C02, then the device will continue
transmitting as long as each data byte is acknowledged by
the Master (Figure 12). If the end of memory is reached
during sequential Read, then the address counter will
‘wrap−around’ to the beginning of memory, etc. Sequential
Read works with either ‘Immediate Address Read’ or
‘Selective Read’, the only difference being the starting byte
address.
th
Selective Read
The Read operation can also be started at an address
different from the one stored in the internal address counter.
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
SDA LINE
S
P
A
C
K
N
O
A
C
K
DATA
SCL
SDA
8
9
8th Bit
DATA OUT
NO ACK
STOP
Figure 10. Immediate Address Read Timing
S
T
A
R
T
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE
ADDRESS (n)
SLAVE
ADDRESS
SDA LINE
S
S
P
A
C
K
A
C
K
A
C
K
N
O
A
C
K
DATA n
Figure 11. Selective Read Timing
S
T
O
P
BUS ACTIVITY:
SLAVE
ADDRESS
MASTER
DATA n
DATA n+1
DATA n+2
DATA n+x
SDA LINE
P
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
Figure 12. Sequential Read Timing
http://onsemi.com
7
CAT34C02
Software Write Protection
is set and with ACK if the flag is not set. Therefore, the
Master can immediately follow up with a STOP, as there is
no meaningful data following the ACK interval (Figure 15).
The lower half of memory (first 128 bytes) can be
protected against Write requests by setting one of two
Software Write Protection (SWP) flags.
The Permanent Software Write Protection (PSWP) flag
can be set or read while all address pins are at regular CMOS
Hardware Write Protection
With the WP pin held HIGH, the entire memory, as well
as the SWP flags are protected against Write operations, see
Memory Protection Map below. If the WP pin is left floating
or is grounded, it has no impact on the operation of the
CAT34C02.
The state of the WP pin is strobed on the last falling edge
of SCL immediately preceding the first data byte (Figure 9).
If the WP pin is HIGH during the strobe interval, the
CAT34C02 will not acknowledge the data byte and the Write
request will be rejected.
levels (GND or V ), whereas the very high voltage V
CC
HV
must be present on address pin A to set, clear or read the
0
Reversible Software Write Protection (RSWP) flag. The
D.C. OPERATING CONDITIONS for RSWP operations
are shown in Table 8.
The SWP commands are listed in Table 9. All commands
are preceded by a START and terminated with a STOP,
following the ACK or NoACK from the CAT34C02. All
SWP related Slave addresses use the pre−amble: 0110 (6h),
instead of the regular 1010 (Ah) used for memory access.
For PSWP commands, the three address pins can be at any
logic level, whereas for RSWP commands the address pins
FFH
must be at pre−assigned logic levels. V is interpreted as
HV
Hardware Write Protectable
(by connecting WP pin to
CC
logic ‘1’. The V condition must be established on pin A
HV
0
before the START and maintained just beyond the STOP.
Otherwise an RSWP request could be interpreted by the
CAT34C02 as a PSWP request.
V
)
7FH
00H
2
Software Write Protectable
(by setting the write
protect flags)
The SWP Slave addresses follow the standard I C
convention, i.e. to read the state of the SWP flag, the LSB of
the Slave address must be ‘1’, and to set or clear a flag, it
must be ‘0’. For Write commands a dummy byte address and
dummy data byte must be provided (Figure 14). In contrast
to a regular memory Read, a SWP Read does not return Data.
Instead the CAT34C02 will respond with NoACK if the flag
Figure 13. Memory Protection Map
Table 8. RSWP D.C. OPERATING CONDITIONS (Note 11)
Symbol
Parameter
A Overdrive (V − V
Test Conditions
Min
Max
Units
V
DV
)
1.7 V < V < 3.6 V
4.8
HV
0
HV
CC
CC
I
A High Voltage Detector Current
0.1
10
1
mA
V
HVD
0
V
A Very High Voltage
0
7
HV
HV
I
A Input Current @ V
mA
0
HV
11. To prevent damaging the CAT34C02 while applying V , it is strongly recommended to limit the power delivered to pin A , by inserting a series
HV
0
resistor (> 1.5 kW) between the supply and the input pin. The resistance is only limited by the combination of V and maximum I
. While
HV
HVD
the resistor can be omitted if V is clamped well below 10 V, it nevertheless provides simple protection against EOS events.
HV
As an example: V = 1.7 V, V = 8 V, 1.5 kW < R < 15 kW.
CC
HV
S
http://onsemi.com
8
CAT34C02
Table 9. SWP COMMANDS
Control Pin Levels
Flag State
Slave Address
(Note 12)
(Note 13)
ACK Address ACK Data ACK Write
Action
?
Byte
?
Byte
?
Cycle
A
A
A
b to b
b
A
A
A
A
b
b
A
A
A
A
b
0
WP
X
PSWP RSWP
2
1
0
7
4
3
2
1
A
2
A
2
A
2
A
2
A
1
A
1
A
1
A
1
A
0
A
0
A
0
A
0
1
0
0
0
1
0
0
0
0
1
0
0
0
X
X
X
X
X
1
A
1
A
1
A
1
A
1
X
No
Yes
Yes
Yes
No
2
2
2
2
0
0
0
0
GND
0
0
1
X
X
0
0
1
X
0
0
1
X
X
Yes
Yes
X
X
Yes
No
Yes
No
Set
PSWP
V
CC
X
X
X
GND GND
GND GND
0
0
1
V
V
V
V
V
V
V
V
V
HV
HV
HV
HV
HV
HV
HV
HV
HV
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
No
Set
RSWP
0110
GND GND GND
0
Yes
Yes
Yes
No
X
X
Yes
Yes
X
X
Yes
No
Yes
No
V
GND GND
GND GND
0
CC
X
X
0
GND
X
X
X
X
V
CC
V
CC
V
CC
V
CC
GND GND
Yes
Yes
Yes
X
X
Yes
Yes
X
X
Yes
No
Yes
No
Clear
RSWP
V
CC
GND
GND
X
12.Here A , A and A are either at V or GND.
2
1
0
CC
13.1 stands for ‘Set’, 0 stands for ‘Not Set’, X stands for ‘don’t care’.
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE
ADDRESS
DATA
SDA LINE
S
X X X X X X X X X X X X X X X X
P
A
C
K
A
C
K
N
A
or
O
C
K
A
C
K
X = Don’t Care
Figure 14. Software Write Protect (Write)
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
SDA LINE
S
P
N
O
A
C
K
A
C
K
or
Figure 15. Software Write Protect (Read)
http://onsemi.com
9
CAT34C02
PACKAGE DIMENSIONS
TSSOP8, 4.4x3
CASE 948AL−01
ISSUE O
b
SYMBOL
MIN
NOM
MAX
A
A1
A2
b
1.20
0.15
1.05
0.30
0.20
3.10
6.50
4.50
0.05
0.80
0.19
0.09
2.90
6.30
4.30
0.90
E
c
E1
D
3.00
6.40
E
E1
e
4.40
0.65 BSC
1.00 REF
0.60
L
L1
0.50
0.75
0º
8º
θ
e
TOP VIEW
D
c
A2
A
q1
A1
L1
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.
http://onsemi.com
10
CAT34C02
PACKAGE DIMENSIONS
TDFN8, 2x3
CASE 511AK−01
ISSUE A
D
A
e
b
E2
E
PIN#1
IDENTIFICATION
A1
PIN#1 INDEX AREA
D2
L
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.70
0.00
0.45
NOM
MAX
0.80
0.05
0.65
A
A1
A2
A3
b
0.75
0.02
A2
0.55
0.20 REF
0.25
A3
0.20
1.90
1.30
2.90
1.20
0.30
2.10
1.50
3.10
1.40
D
2.00
FRONT VIEW
D2
E
1.40
3.00
E2
e
1.30
0.50 TYP
0.30
L
0.20
0.40
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
http://onsemi.com
11
CAT34C02
PACKAGE DIMENSIONS
UDFN8, 2x3
CASE 517AX−01
ISSUE O
D
A
DETAIL A
DAP SIZE 1.3 x 1.8
E
PIN #1
IDENTIFICATION
E2
A1
PIN #1 INDEX AREA
D2
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.45
0.00
NOM
MAX
0.55
0.05
b
A
A1
A3
b
0.50
0.02
L
0.127 REF
0.25
K
0.20
1.90
1.50
2.90
0.10
0.30
e
D
2.00
2.10
1.70
3.10
0.30
DETAIL A
D2
E
1.60
3.00
E2
e
0.20
0.50 TYP
0.10 REF
0.35
A3
K
A
L
0.30
0.40
A1
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
FRONT VIEW
http://onsemi.com
12
CAT34C02
PACKAGE DIMENSIONS
UDFN8, 2x3 EXTENDED PAD
CASE 517AZ−01
ISSUE O
b
D
e
A
L
DAP SIZE 1.8 x 1.8
E2
E
PIN #1
IDENTIFICATION
A1
PIN #1 INDEX AREA
D2
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.45
0.00
NOM
MAX
A
A1
A3
b
0.50
0.02
0.55
0.05
0.127 REF
0.25
A3
A
DETAIL A
0.065 REF
0.20
1.95
1.35
2.95
1.25
0.30
2.05
1.45
3.05
1.35
D
2.00
FRONT VIEW
D2
E
1.40
3.00
E2
e
1.30
0.50 REF
0.30
L
0.25
0.35
0.065 REF
Copper Exposed
A3 0.0 - 0.05
DETAIL A
Notes:
(1) ꢀAll dimensions are in millimeters.
(2) Refer JEDEC MO-236/MO-252.
http://onsemi.com
13
CAT34C02
Example of Ordering Information
CAT34C02 (Note 16)
Prefix
Device #
Suffix
CAT
34C02
Y
I
− G
T5
Tape & Reel (Note 22)
T: Tape & Reel
4: 4000/Reel (Note 17)
5: 5000/Reel (Note 18)
Temperature Range
Lead Finish
Company ID
G: NiPdAu Lead Plating
I = Industrial (−40°C to +85°C)
Product Number
34C02
Package
Y: TSSOP
VP2: TDFN (Note 19)
HU3: UDFN (Note 19)
HU4: UDFN
14.All packages are RoHS−compliant (Lead−free, Halogen−free)
15.The standard lead finish is NiPdAu.
16.The device used in the above example is a CAT34C02YI−GT5 (TSSOP, Industrial Temperature, NiPdAu, 5000 pcs / Reel)
17.The TDFN and UDFN packages are available in 4000 pcs/Reel (i.e., CAT34C02VP2I−GT4, CAT34C02HU3I−GT4, CAT34C02HU4I−GT4).
18.The TSSOP (Y) package (i.e., CAT34C02YI−GT5) is available in 5000 pcs / Reel.
19.Not recommended for new designs. Please replace with UDFN 2 x 3 mm (HU4) package.
20.For Gresham ONLY die, please order the OPNs: CAT34C02YI-GT5A, CAT34C02VP2IGT4A, CAT34C02HU3IGT4A or
CAT34C02HU4IGT4A.
21.For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
22.For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
2
ON Semiconductor is licensed by Philips Corporation to carry the I C Bus Protocol.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
CAT34C02/D
相关型号：
©2020 ICPDF网 联系我们和版权申明