MAX1720EUTG [ONSEMI]
Switched Capacitor Voltage Inverter with Shutdown; 开关电容电压型逆变器，带有关断
| 型号： | MAX1720EUTG |
| 厂家： | 
ONSEMI |
| 描述： | Switched Capacitor Voltage Inverter with Shutdown |
| 文件： | 总18页 (文件大小：183K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MAX1720
Switched Capacitor Voltage
Inverter with Shutdown
The MAX1720 is a CMOS charge pump voltage inverter that is
designed for operation over an input voltage range of 1.15 V to 5.5 V
with an output current capability in excess of 50 mA. The operating
current consumption is only 67 mA, and a power saving shutdown
input is provided to further reduce the current to a mere 0.4 mA. The
device contains a 12 kHz oscillator that drives four low resistance
MOSFET switches, yielding a low output resistance of 26 W and a
voltage conversion efficiency of 99%. This device requires only two
external 10 mF capacitors for a complete inverter making it an ideal
solution for numerous battery powered and board level applications.
The MAX1720 is available in the space saving TSOP−6 package.
http://onsemi.com
TSOP−6
SN SUFFIX
6
CASE 318G
1
Features
• Operating Voltage Range of 1.15 V to 5.5 V
• Output Current Capability in Excess of 50 mA
• Low Current Consumption of 67 mA
• Power Saving Shutdown Input for a Reduced Current of 0.4 mA
• Operation at 12 kHz
MARKING DIAGRAM
EACAYW G
G
• Low Output Resistance of 26 W
• Space Saving TSOP−6 Package
• Pb−Free Package is Available
1
EAC = Device Code
Typical Applications
A
Y
W
G
= Assembly Location
= Year
= Work Week
• LCD Panel Bias
• Cellular Telephones
• Pagers
= Pb−Free Package
(Note: Microdot may be in either location)
• Personal Digital Assistants
• Electronic Games
• Digital Cameras
• Camcorders
PIN CONNECTIONS
V
1
2
6
5
4
C+
out
• Hand Held Instruments
V
SHDN
GND
in
−V
out
C−
3
6
1
2
3
(Top View)
V
in
5
4
ORDERING INFORMATION
†
Device
Package
Shipping
MAX1720EUT
TSOP−6
3000 Tape & Reel
3000 Tape & Reel
MAX1720EUTG
TSOP−6
This device contains 77 active transistors.
(Pb−Free)
Figure 1. Typical Application
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
©
Semiconductor Components Industries, LLC, 2005
1
Publication Order Number:
December, 2005 − Rev. 3
MAX1720/D
MAX1720
MAXIMUM RATINGS*
Rating
Input Voltage Range (V to GND)
Symbol
Value
−0.3 to 6.0
−6.0 to 0.3
100
Unit
V
V
in
in
Output Voltage Range (V to GND)
V
V
out
out
out
SC
Output Current (Note 1)
I
t
mA
sec
°C
Output Short Circuit Duration (V to GND, Note 1)
Indefinite
150
out
Operating Junction Temperature
T
J
Power Dissipation and Thermal Characteristics
Thermal Resistance, Junction−to−Air
R
P
256
313
°C/W
mW
q
JA
Maximum Power Dissipation @ T = 70°C
A
D
Storage Temperature
T
stg
−55 to 150
°C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
*ESD Ratings
ESD Machine Model Protection up to 200 V, Class B
ESD Human Body Model Protection up to 2000 V, Class 2
ELECTRICAL CHARACTERISTICS (V = 5.0 V, C = 10 mF, C = 10 mF, T = −40°C to 85°C, typical values shown are for T = 25°C
in
1
2
A
A
unless otherwise noted. See Figure 14 for Test Setup.)
Characteristic
Symbol
Min
Typ
Max
Unit
V
Operating Supply Voltage Range (SHDN = V , R = 10 k)
V
in
1.5 to 5.5 1.15 to 6.0
−
in
L
Supply Current Device Operating (SHDN = 5.0 V, R = R)
I
mA
L
in
T = 25°C
−
−
67
72
90
100
A
T = 85°C
A
Supply Current Device Shutdown (SHDN = 0 V)
I
mA
SHDN
T = 25°C
−
−
0.4
1.6
−
−
A
T = 85°C
A
Oscillator Frequency
f
kHz
OSC
T = 25°C
8.4
6.0
12
−
15.6
21
A
T = −40°C to 85°C
A
Output Resistance (I = 25 mA, Note 2)
R
−
99
−
26
99.9
96
50
−
W
%
%
V
out
out
Voltage Conversion Efficiency (R = R)
V
L
EFF
EFF
Power Conversion Efficiency (R = 1.0 k)
P
−
L
Shutdown Input Threshold Voltage (V = 1.5 V to 5.5 V)
V
th(SHDN)
in
High State, Device Operating
Low State, Device Shutdown
−
−
0.6 V
0.5 V
−
−
in
in
Shutdown Input Bias Current
High State, Device Operating, SHDN = 5.0 V
pA
I
IH
T = 2
−
−
5.0
100
−
−
A
T = 85°C5°C
A
Low State, Device Shutdown, SHDN = 0 V
I
IL
T = 25°C
A
−
−
5.0
100
−
−
A
T = 85°C
Wake−Up Time from Shutdown (R = 1.0 k)
t
−
1.2
−
ms
L
WKUP
1. Maximum Package power dissipation limits must be observed to ensure that the maximum junction temperature is not exceeded.
+ T ) (P
T
R
qJA
)
J
A
D
2. Capacitors C and C contribution is approximately 20% of the total output resistance.
1
2
http://onsemi.com
2
MAX1720
100
90
80
70
60
50
40
30
20
90
80
70
60
50
40
30
20
Figure 14 Test Setup
Figure 14 Test Setup
T = 25°C
A
V
in
= 1.5 V
V
V
= 2.0 V
= 3.3 V
in
in
V
in
= 5.0 V
75 100
1.0 1.5 2.0 2.5
3.0 3.5 4.0
4.5 5.0 5.5
−50
−25
0
25
50
V , SUPPLY VOLTAGE (V)
in
T , AMBIENT TEMPERATURE (°C)
A
Figure 2. Output Resistance vs. Supply Voltage
Figure 3. Output Resistance vs. Ambient
Temperature
400
35
Figure 14 Test Setup
T = 25°C
A
350
300
250
200
150
100
50
30
25
20
15
10
5
V
= 4.75 V
= −4.00 V
V = 4.75 V
in
in
V
out
V
out
= −4.00 V
V
V
= 3.15 V
V = 3.15 V
in
in
= −2.50 V
V
out
= −2.50 V
out
V
V
out
= 1.90 V
= −1.50 V
in
V
V
= 1.90 V
in
Figure 14 Test Setup
= −1.50 V
out
T = 25°C
A
0
0
0
10
20
30
40
50
0
10
20
30
40
50
C , C , C , CAPACITANCE (mF)
C , C , C , CAPACITANCE (mF)
1
2
3
1
2
3
Figure 4. Output Current vs. Capacitance
Figure 5. Output Voltage Ripple vs.
Capacitance
80
70
60
50
40
30
13.0
12.5
12.0
11.5
11.0
Figure 14 Test Setup
R = ∞
L
Figure 14 Test Setup
T = 85°C
A
V
in
= 5.0 V
T = 25°C
A
T = −40°C
A
V
in
= 1.5 V
10.5
10.0
V
in
= 3.3 V
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
−50
−25
0
25
50
75
100
V , SUPPLY VOLTAGE (V)
in
T , AMBIENT TEMPERATURE (°C)
A
Figure 6. Supply Current vs. Supply Voltage
Figure 7. Oscillator Frequency vs. Ambient
Temperature
http://onsemi.com
3
MAX1720
0.0
−1.0
−2.0
−3.0
−4.0
−5.0
−6.0
100
90
80
70
60
50
Figure 14 Test Setup
T = 25°C
A
Figure 14 Test Setup
T = 25°C
A
V
in
= 2.0 V
V
in
= 3.3 V
V
in
= 5.0 V
V
in
= 5.0 V
V
= 3.3 V
in
V
in
= 1.5 V
V
in
= 2.0 V
40
50
0
10
20
30
40
0
10
20
30
40
50
I
, OUTPUT CURRENT (mA)
out
I
, OUTPUT CURRENT (mA)
out
Figure 8. Output Voltage vs. Output Current
Figure 9. Power Conversion Efficiency vs.
Output Current
1.75
1.50
1.25
1.00
Figure 14 Test Setup
V
in
= 5.0 V
R = 10 kW
SHDN = GND
L
V
in
= 3.3 V
I
= 5.0 mA
out
T = 25°C
A
V
in
= 3.3 V
0.75
0.50
0.25
V
in
= 1.5 V
75
−50
−25
0
25
50
100
TIME = 25 ms / Div.
T , AMBIENT TEMPERATURE (°C)
A
Figure 10. Output Voltage Ripple and Noise
Figure 11. Shutdown Supply Current vs.
Ambient Temperature
5.0
4.5
4.0
3.5
3.0
2.5
SHDN = 5.0V/Div.
T = 25°C
A
V
in
= 5.0 V
R = 1.0 kW
L
T = 25°C
A
Low State,
Device Shutdown
High State,
Device Operating
2.0
1.5
V
out
= 1.0 V/Div.
0.5
1.0
1.5
2.0
2.5
3.0
TIME = 500 ms / Div.
V
, SHUTDOWN INPUT VOLTAGE THRESHOLD (V)
th(SHND)
Figure 12. Supply Voltage vs. Shutdown Input
Voltage Threshold
Figure 13. Wakeup Time From Shutdown
http://onsemi.com
4
MAX1720
−V
out
Charge Pump Efficiency
The overall power conversion efficiency of the charge
pump is affected by four factors:
C
2
R
L
+
6
1. Losses from power consumed by the internal
oscillator, switch drive, etc. (which vary with input
voltage, temperature and oscillator frequency).
2. I2R losses due to the on−resistance of the MOSFET
switches on−board the charge pump.
1
OSC
+
V
in
2
3
5
4
+
C
1
C
3
3. Charge pump capacitor losses due to Equivalent
Series Resistance (ESR).
4. Losses that occur during charge transfer from the
commutation capacitor to the output capacitor when
a voltage difference between the two capacitors
exists.
C = C = C = 10 mF
1
2
3
Figure 14. Test Setup/Voltage Inverter
Most of the conversion losses are due to factors 2, 3 and 4.
These losses are given by Equation 1.
DETAILED OPERATING DESCRIPTION
The MAX1720 charge pump converter inverts the voltage
2
2
P
+ I
R
^ I
out
out
out
LOSS(2,3,4)
applied to the V pin. Conversion consists of a two−phase
in
operation (Figure 15). During the first phase, switches S and
1
2
ƪ
) 8R
) 4ESR
) ESR
ƫ
SWITCH
C
C
2
(f
)C
1
S are open and S and S are closed. During this time, C
1
4
1
3
1
OSC
charges to the voltage on V and load current is supplied from
in
(eq. 1)
C . During the second phase, S and S are closed, and S and
2
2
4
1
The 1/(fOSC)(C ) term in Equation 1 is the effective output
S are open. This action connects C across C , restoring
1
3
1
2
resistance of an ideal switched capacitor circuit (Figures 16
charge to C .
2
and 17).
S1
S2
The losses due to charge transfer above are also shown in
V
in
Equation 2. The output voltage ripple is given by Equation 3.
C
1
2
P
+ [ 0.5C (V 2 * V
)
out
LOSS
1
in
) 0.5C (V
2 * 2V
V
)] f
2
RIPPLE
out RIPPLE OSC
C
2
(eq. 2)
(eq. 3)
I
S3
S4
out
V
+
) 2(I )(ESR
out
)(C )
)
−V
out
RIPPLE
C
2
(f
2
OSC
From Osc
f
V
in
V
out
Figure 15. Ideal Switched Capacitor Charge Pump
APPLICATIONS INFORMATION
R
L
C
1
C
2
Output Voltage Considerations
The MAX1720 performs voltage conversion but does not
provide regulation. The output voltage will drop in a linear
manner with respect to load current. The value of this
equivalent output resistance is approximately 26 W nominal
at 25°C with V = 5.0 V. V is approximately −5.0 V at light
Figure 16. Ideal Switched Capacitor Model
R
EQUIV
in
out
loads, and drops according to the equation below:
V
V
out
in
V
+ I
R
out
DROP
out
1
R
+
R
L
EQUIV
V
out +
* (V * V
)
f C
C
2
in
DROP
1
Figure 17. Equivalent Output Resistance
http://onsemi.com
5
MAX1720
Capacitor Selection
Voltage Inverter
In order to maintain the lowest output resistance and
output ripple voltage, it is recommended that low ESR
The most common application for a charge pump is the
voltage inverter (Figure 14). This application uses two or
capacitors be used. Additionally, larger values of C will
three external capacitors. The C (pump capacitor) and C
1
1 2
lower the output resistance and larger values of C will
reduce output voltage ripple. (See Equation 3).
(output capacitor) are required. The input bypass capacitor,
C , may be necessary depending on the application. The
2
3
Table 1 shows various values of C , C and C with the
output is equal to −V plus any voltage drops due to loading.
1
2
3
in
corresponding output resistance values at 25°C. Table 2
shows the output voltage ripple for various values of C , C
Refer to Tables 1 and 2 for capacitor selection. The test setup
used for the majority of the characterization is shown in
Figure 14.
1
2
and C . The data in Tables 1 and 2 was measured not
3
calculated.
Layout Considerations
Table 1. Output Resistance vs. Capacitance
(C1 = C2 = C3), Vin = 4.75 V and Vout = −4.0 V
As with any switching power supply circuit, good layout
practice is recommended. Mount components as close
together as possible to minimize stray inductance and
capacitance. Also, use a large ground plane to minimize noise
leakage into other circuitry.
C = C = C
1
R
out
2
3
(mF)
(W)
129.1
69.5
37.0
26.5
25.9
24.1
24
0.7
1.4
3.3
7.3
10
Capacitor Resources
Selecting the proper type of capacitor can reduce switching
loss. Low ESR capacitors are recommended. The MAX1720
was characterized using the capacitors listed in Table 3. This
list identifies low ESR capacitors for the voltage inverter
application.
24
50
Table 3. Capacitor Types
Manufacturer/Contact
Part Types/Series
Table 2. Output Voltage Ripple vs. Capacitance
(C1 = C2 = C3), Vin = 4.75 V and Vout = −4.0 V
AVX
TPS
843−448−9411
www.avxcorp.com
C = C = C
Output Voltage Ripple
(mV)
1
2
3
(mF)
Cornell Dubilier
ESRD
0.7
1.4
3.3
7.3
10
382
342
255
164
132
59
508−996−8561
www.cornell−dubilier.com
Sanyo/Os−con
619−661−6835
www.sanyovideo.com/oscon.htm
SN
SVP
Vishay
603−224−1961
www.vishay.com
593D
594
24
50
38
Input Supply Bypassing
−V
6
out
1
The input voltage, V should be capacitively bypassed to
in
OSC
reduce AC impedance and minimize noise effects due to the
switching internals in the device. If the device is loaded from
+
+
V
in
2
3
5
V
out
to GND, it is recommended that a large value capacitor
+
(at least equal to C ) be connected from V to GND. If the
1
in
device is loaded from V to V , a small (0.7 mF) capacitor
in
out
4
between the pins is sufficient.
Capacitors = 10 mF
Figure 18. Voltage Inverter
http://onsemi.com
6
MAX1720
The MAX1720 primary function is a voltage inverter. The device will convert 5.0 V into −5.0 V with light loads. Two capacitors
are required for the inverter to function. A third capacitor, the input bypass capacitor, may be required depending on the power
source for the inverter. The performance for this device is illustrated below.
0
T = 25°C
A
−1.0
V
= 3.3 V
in
−2.0
−3.0
−4.0
−5.0
−6.0
V
in
= 5.0 V
0
10
20
30
40
50
I
, OUTPUT CURRENT (mA)
out
Figure 19. Inverter Load Regulation, Output Voltage vs. Output Current
V
in
−V
out
6
6
1
1
OSC
OSC
+
+
+
+
2
3
5
4
2
3
5
4
+
Capacitors = 10 mF
Figure 20. Cascaded Devices for Increased Negative Output Voltage
Two or more devices can be cascaded for increased output voltage. Under light load conditions, the output voltage is
approximately equal to −V times the number of stages. The converter output resistance increases dramatically with each
in
additional stage. This is due to a reduction of input voltage to each successive stage as the converter output is loaded. Note that
the ground connection for each successive stage must connect to the negative output of the previous stage. The performance
characteristics for a converter consisting of two cascaded devices are shown below.
0
T = 25°C
A
−2.0
Curve
V
in
(V)
R
out
(W)
B
−4.0
−6.0
A
5.0
3.0
140
174
B
A
−8.0
−10.0
0
10
20
30
40
I
, OUTPUT CURRENT (mA)
out
Figure 21. Cascade Load Regulation, Output Voltage vs. Output Current
http://onsemi.com
7
MAX1720
6
1
OSC
−V
out
V
in
2
3
5
+
+
+
+
+
4
Capacitors = 10 mF
Figure 22. Negative Output Voltage Doubler
A single device can be used to construct a negative voltage doubler. The output voltage is approximately equal to −2V minus
in
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
0
Curve
V
in
(V)
All Diodes
R
out
(W)
T = 25°C
A
−2.0
−4.0
A
3.0
1N4148
124
A
B
B
C
3.0
5.0
MBRA120E
1N4148
115
96
C
−6.0
D
5.0
MBRA120E
94
−8.0
D
−10.0
0
10
20
30
40
I
, OUTPUT CURRENT (mA)
out
Figure 23. Doubler Load Regulation, Output Voltage vs. Output Current
6
1
OSC
−V
out
V
in
2
3
5
4
+
+
+
+
+
+
+
Capacitors = 10 mF
Figure 24. Negative Output Voltage Tripler
http://onsemi.com
8
MAX1720
A single device can be used to construct a negative voltage tripler. The output voltage is approximately equal to −3V minus
in
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
0
Curve
V
(V)
All Diodes
R
(W)
in
out
−2.0
−4.0
A
A
3.0
1N4148
267
B
B
C
3.0
5.0
MBRA120E
1N4148
250
205
−6.0
C
−8.0
D
−10.0
−12.0
−14.0
−16.0
D
5.0
MBRA120E
195
T = 25°C
A
0
10
20
30
40
50
I
, OUTPUT CURRENT
out
Figure 25. Tripler Load Regulation, Output Voltage vs. Output Current
6
1
OSC
+
V
out
V
in
2
3
5
4
+
+
Capacitors = 10 mF
Figure 26. Positive Output Voltage Doubler
A single device can be used to construct a positive voltage doubler. The output voltage is approximately equal to 2V minus
in
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
10.0
Curve
V
in
(V)
All Diodes
R
out
(W)
D
C
8.0
6.0
4.0
2.0
0
A
3.0
1N4148
32
B
C
3.0
5.0
MBRA120E
1N4148
26
26
B
A
D
5.0
MBRA120E
21
T = 25°C
A
0
10
20
30
40
I
, OUTPUT CURRENT (mA)
out
Figure 27. Doubler Load Regulation, Output Voltage vs. Output Current
http://onsemi.com
9
MAX1720
6
1
OSC
+
+
V
in
V
out
2
3
5
4
+
+
+
Capacitors = 10 mF
Figure 28. Positive Output Voltage Tripler
A single device can be used to construct a positive voltage tripler. The output voltage is approximately equal to 3V minus
in
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
14.0
Curve
V
in
(V)
All Diodes
R
out
(W)
D
C
12.0
A
3.0
1N4148
111
10.0
8.0
6.0
4.0
2.0
0
B
C
D
3.0
5.0
5.0
MBRA120E
1N4148
97
85
75
B
A
MBRA120E
T = 25°C
A
0
10
20
30
40
I
, OUTPUT CURRENT (mA)
out
Figure 29. Tripler Load Regulation, Output Voltage vs. Output Current
−V
out
+
6
5
1
OSC
V
in
2
3
+
+
100 k
4
Capacitors = 10 mF
Figure 30. Load Regulated Negative Output Voltage
http://onsemi.com
10
MAX1720
A zener diode can be used with the shutdown input to provide closed loop regulation performance. This significantly reduces
the converter’s output resistance and dramatically enhances the load regulation. For closed loop operation, the desired
regulated output voltage must be lower in magnitude than −V . The output will regulate at a level of −VZ + Vth(SHDN). Note that
in
the shutdown input voltage threshold is typically 0.5 Vin and therefore, the regulated output voltage will change proportional
to the converter’s input. This characteristic will not present a problem when used in applications with constant input voltage.
In this case the zener breakdown was measured at 25 mA. The performance characteristics for the above converter are shown
below. Note that the dashed curve sections represent the converter’s open loop performance.
−1.0
T = 25°C
A
−2.0
A
Curve
V
in
(V)
V (V)
z
V
out
(V)
−3.0
−4.0
A
3.3 V
5.0 V
4.5
6.5
−2.8
−3.8
B
B
−5.0
0
10
20
30
40
50
60
I
, OUTPUT CURRENT (mA)
out
Figure 31. Load Regulation, Output Voltage vs.
Output Current
−V
out
+
R
1
6
1
OSC
V
in
2
3
5
4
R
2
+
+
10 k
Capacitors = 10 mF
Figure 32. Line and Load Regulated Negative Output Voltage
http://onsemi.com
11
MAX1720
An adjustable shunt regulator can be used with the shutdown input to give excellent closed loop regulation performance. The
shunt regulator acts as a comparator with a precise input offset voltage which significantly reduces the converter’s output
resistance and dramatically enhances the line and load regulation. For closed loop operation, the desired regulated output
voltage must be lower in magnitude than −Vin. The output will regulate at a level of −Vref (R2/R1 + 1). The adjustable shunt
regulator can be from either the TLV431 or TL431 families. The comparator offset or reference voltage is 1.25 V or 2.5 V
respectively. The performance characteristics for the converter are shown below. Note that the dashed curve sections represent
the converter’s open loop performance.
0
I
= 25 mA
out
−1.0
−2.0
−3.0
−4.0
−5.0
R = 10 k
R = 20 k
T = 25°C
1
A
2
−1.0
−2.0
−3.0
−4.0
A
B
T = 25°C
A
0
10
20
30
40
50
60
70
1.0
2.0
3.0
4.0
5.0
6.0
I
, OUTPUT CURRENT (mA)
out
V , INPUT VOLTAGE (V)
in
Figure 33. Load Regulation, Output Voltage vs.
Output Current
Figure 34. Line Regulation, Output Voltage vs.
Input Current
Curve
V
in
(V)
R (W)
1
R (W)
2
V
out
(V)
A
3.0
5.0
10 k
10 k
5.0 k
−1.8
−3.6
B
20 k
−V
out
+
6
6
1
1
OSC
OSC
V
in
2
3
5
4
2
3
5
4
+
+
+
Capacitors = 10 mF
Figure 35. Paralleling Devices for Increased Negative Output Current
http://onsemi.com
12
MAX1720
An increase in converter output current capability with a reduction in output resistance can be obtained by paralleling two or more
devices. The output current capability is approximately equal to the number of devices paralleled. A single shared output capacitor
is sufficient for proper operation but each device does require it’s own pump capacitor. Note that the output ripple frequency will
be complex since the oscillators are not synchronized. The performance characteristics for a converter consisting of two paralleled
devices is shown below.
0
T = 25°C
A
−1.0
B
−2.0
Curve
V
in
(V)
R
out
(W)
A
5.0
3.0
14.5
17
−3.0
−4.0
−5.0
B
A
0
10
20 30 40 50
60 70 80
90 100
I
, OUTPUT CURRENT (mA)
out
Figure 36. Parallel Load Regulation, Output
Voltage vs. Output Current
Q
2
C
1
−V
out
6
1
+
OSC
Q
1
C
2
+
V
in
2
3
5
4
+
C
3
C = C = 470 mF
1
2
C = 220 mF
3
Q = PZT751
1
Q = PZT651
2
−V = V −V
V
−2 V
out
in
BE(Q1) − BE(Q2) F
Figure 37. External Switch for Increased Negative Output Current
The output current capability of the MAX1720 can be extended beyond 600 mA with the addition of two external switch
transistors and two Schottky diodes. The output voltage is approximately equal to −V minus the sum of the base emitter drops of
in
both transistors and the forward voltage of both diodes. The performance characteristics for the converter are shown below. Note
that the output resistance is reduced to 0.9 W.
−2.2
−2.4
−2.6
−2.8
V
in
= 5.0 V
R
= 0.9 W
out
−3.0
−3.2
T = 25°C
A
0
0.1
0.2
0.3
0.4
0.5
0.6
I
, OUTPUT CURRENT (mA)
out
Figure 38. Current Boosted Load Regulation, Output Voltage vs. Output Current
http://onsemi.com
13
MAX1720
10 k
R
R
2
Q
Q
2
1
1
C
1
−V
out
6
1
+
OSC
C
2
+
V
in
2
3
5
4
+
C
3
C = C = 470 mF
1
2
C = 220 mF
3
Q = PZT751
1
Q = PZT651
2
Figure 39. Line and Load Regulated Negative Output Voltage
with High Current Capability
This converter is a combination of Figures 37 and 32. It provides a line and load regulated output of −2.36 V at up to 450 mA
with an input voltage of 5.0 V. The output will regulate at a level of −V (R /R + 1). The performance characteristics are shown
ref
2
1
below. Note, the dashed line is the open loop and the solid line is the closed loop performance.
−2.2
−2.4
−1.0
−1.2
I
= 100 mA
out
R = 10 k
R = 9 kW
1
2
−1.4
−1.6
−1.8
−2.0
−2.2
−2.4
T = 25°C
A
−2.6
−2.8
−3.0
−3.2
V
R
= 5.0 V
in
= 0.9 W
out
R = 10 kW
R = 9.0 kW
T = 25°C
A
1
2
0
0.1
0.2
0.3
0.4
0.5
0.6
3.0
3.5
4.0
4.5
5.0
5.5
6.0
I
, OUTPUT CURRENT (A)
out
V , INPUT VOLTAGE (V)
in
Figure 40. Current Boosted Load Regulation,
Output Voltage vs. Output Current
Figure 41. Current Boosted Line Regulation,
Output Voltage vs. Input Voltage
50
50
Q
Q
2
1
C
1
V
out
6
1
+
OSC
+
C
2
V
in
2
3
5
4
+
C
3
Capacitors = 220 mF
Q = PZT751
1
Q = PZT651
2
Figure 42. Positive Output Voltage Doubler with High Current Capability
http://onsemi.com
14
MAX1720
The MAX1720 can be configured to produce a positive output voltage doubler with current capability in excess of 500 mA.
This is accomplished with the addition of two external switch transistors and two Schottky diodes. The output voltage is
approximately equal to 2V minus the sum of the base emitter drops of both transistors and the forward voltage of both diodes.
in
The performance characteristics for the converter is shown below. Note that the output resistance is reduced to 1.9 W.
8.8
V
in
= 5.0 V
R
= 1.9 W
8.4
8.0
7.6
7.2
6.8
out
T = 25°C
A
0
0.1
0.2
0.3
0.4
0.5
0.6
I
, OUTPUT CURRENT (A)
out
Figure 43. Positive Doubler with Current Boosted Load Regulation, Output Voltage vs. Output Current
R
1
R
2
50
50
10 k
Q
Q
2
1
+
V
out
6
1
OSC
+
C
1
C
2
V
in
2
3
5
4
+
C
3
Capacitors = 220 mF
Q = PZT751
1
Q = PZT651
2
Figure 44. Line and Load Regulated Positive Output Voltage Doubler with High Current Capability
This converter is a combination of Figures 42 and the shunt regulator to close the loop. In this case the anode of the regulator
is connected to ground. This convert provides a line and load regulated output of 7.6 V at up to 300 mA with an input voltage
of 5.0 V. The output will regulate at a level of V (R /R + 1). The open loop configuration is the dashed line and the closed
ref
2
1
loop is the solid line. The performance characteristics are shown below.
8.8
8.0
7.0
V
R
R
= 5.0 V
in
= 1.9 W Open Loop
= 0.5 W Closed Loop
out
out
8.4
R = 10 k
6.0
5.0
4.0
3.0
2.0
1.0
1
R = 51.3 kW
2
8.0
7.6
7.2
6.8
T = 25°C
A
I
= 100 mA
out
R = 10 k
R = 51.3 kW
T = 25°C
1
2
A
0
0.1
0.2
0.3
0.4
0.5
0.6
1.0
2.0
3.0
4.0
5.0
6.0
I
, OUTPUT CURRENT (A)
out
V , INPUT VOLTGE (V)
in
Figure 45. Current Boosted Close Loop Load
Regulation, Output Voltage vs. Output Current
Figure 46. Current Boosted Close Loop Line
Regulation, Output Voltage vs. Input Voltage
http://onsemi.com
15
MAX1720
V
in
= −5.0 V
C
+
6
1
+
OSC
C
+
C
2
3
5
V
out
= −2.5 V
4
C
+
Capacitors = 10 mF
Figure 47. Negative Input Voltage Splitter
A single device can be used to split a negative input voltage. The output voltage is approximately equal to −Vin/2. The
performance characteristics are shown below. Note that the converter has an output resistance of 10 W.
−1.5
T = 25°C
A
−1.7
R
out
= 10 W
−1.9
−2.1
−2.3
−2.5
0
10
20
30
40
50
60
70
80
I
, OUTPUT CURRENT (mA)
out
Figure 48. Negative Voltage Splitter Load Regulation, Output Voltage vs. Output Current
−V
out
+
R
R
1
2
6
1
OSC
V
in
2
3
5
4
+
10 k
+
+
+V
out
+
Capacitors = 10 mF
Figure 49. Combination of a Closed Loop Negative Inverter with a Positive Output Voltage Doubler
http://onsemi.com
16
MAX1720
All of the previously shown converter circuits have only single outputs. Applications requiring multiple outputs can be
constructed by incorporating combinations of the former circuits. The converter shown above combines Figures 26 and 32 to
form a regulated negative output inverter with a non−regulated positive output doubler. The magnitude of −V is controlled
out
by the resistor values and follows the relationship −V (R /R + 1). Since the positive output is not within the feedback loop,
ref
2
1
its output voltage will increase as the negative output load increases. This cross regulation characteristic is shown in the upper
portion of Figure 50. The dashed line is the open loop and the solid line is the closed loop configuration for the load regulation.
The load regulation for the positive doubler with a constant load on the −V is shown in Figure 51.
out
9.0
10.0
Positive Doubler
= 15 mA
I
out
8.0
9.0
−3.0
Negative Inverter
8.0
7.0
Negative Inverter I = 15 mA
−4.0
−5.0
out
R
R
= 45 W − Open Loop
= 2 W − Closed Loop
out
R = 10 kW
1
out
R = 20 kW
2
R1 = 10 k, R2 = 20 k
T = 25°C
A
T = 25°C
A
0
10
20
30
0
10
20
30
40
50
I
, POSITIVE DOUBLER OUTPUT CURRENT (mA)
Figure 51. Load Regulation, Output
Voltage vs. Output Current
I
, NEGATIVE INVERTER OUTPUT CURRENT (mA)
Figure 50. Load Regulation, Output
Voltage vs. Output Current
out
out
+
IC1
C
1
C
2
V
in
−V
out
SHDN
GND
GND
C
3
+
+
0.5″
Inverter Size = 0.5 in x 0.2 in
2
2
Area = 0.10 in , 64.5 mm
Figure 52. Inverter Circuit Board Layout, Top View Copper Side
TAPING FORM
Component Taping Orientation for TSOP−6 Devices
USER DIRECTION OF FEED
DEVICE
MARKING
PIN 1
Standard Reel Component Orientation
(Mark Right Side Up)
Tape & Reel Specifications Table
Package
Tape Width (W)
8 mm
Pitch (P)
Part Per Full Reel
Diameter
TSOP−6
4 mm
3000
7 inches
http://onsemi.com
17
MAX1720
PACKAGE DIMENSIONS
TSOP−6
CASE 318G−02
ISSUE P
NOTES:
D
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD
FINISH THICKNESS. MINIMUM LEAD
THICKNESS IS THE MINIMUM THICKNESS OF
BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE
BURRS.
6
5
2
4
E
H
E
1
3
b
MILLIMETERS
INCHES
DIM
A
A1
b
c
D
E
e
L
MIN
0.90
0.01
0.25
0.10
2.90
1.30
0.85
0.20
2.50
0°
NOM
1.00
0.06
0.38
0.18
3.00
1.50
0.95
0.40
2.75
−
MAX
MIN
0.035
0.001
0.010
0.004
0.114
0.051
0.034
0.008
0.099
0°
NOM
0.039
0.002
0.014
0.007
0.118
0.059
0.037
0.016
0.108
−
MAX
0.043
0.004
0.020
0.010
0.122
0.067
0.041
0.024
0.118
10°
e
1.10
0.10
0.50
0.26
3.10
1.70
1.05
0.60
3.00
10°
q
c
A
0.05 (0.002)
L
A1
H
E
q
SOLDERING FOOTPRINT*
2.4
0.094
0.95
0.037
1.9
0.075
0.95
0.037
0.7
0.028
1.0
mm
inches
0.039
ǒ
Ǔ
SCALE 10:1
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
For additional information, please contact your
local Sales Representative.
MAX1720/D
相关型号：
©2020 ICPDF网 联系我们和版权申明