MC10H100_06 [ONSEMI]

Quad 2−Input NOR Gate With Strobe; 四2输入或非门选通
MC10H100_06
型号: MC10H100_06
厂家: ONSEMI    ONSEMI
描述:

Quad 2−Input NOR Gate With Strobe
四2输入或非门选通

文件: 总5页 (文件大小:145K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
MC10H100  
Quad 2−Input NOR Gate  
With Strobe  
Description  
The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of  
which are independent and one of which is tied common to all four  
gates.  
http://onsemi.com  
MARKING DIAGRAMS*  
Features  
Propagation Delay, 1.0 ns Typical  
25 mW Typ/Gate (No Load)  
16  
Improved Noise Margin 150 mV (Over Operating Voltage and  
MC10H100L  
AWLYYWW  
Temperature Range)  
CDIP16  
L SUFFIX  
CASE 620  
Voltage Compensated  
1
MECL 10KCompatible  
PbFree Packages are Available*  
16  
1
MC10H100P  
AWLYYWWG  
16  
1
PDIP16  
P SUFFIX  
CASE 648  
10H100  
ALYWG  
SOEIAJ16  
CASE 966  
A
= Assembly Location  
= Year  
WL, L = Wafer Lot  
YY, Y  
WW, W = Work Week  
G
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
February, 2006 Rev. 7  
MC10H100/D  
MC10H100  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
4
5
2
3
D
C
D
D
C
C
A
out  
out  
in  
out  
B
6
out  
7
9
10  
A
in  
in  
in  
in  
A
in  
14  
15  
11  
B
B
in  
12  
13  
in  
Common  
Input  
(A, B, C, D)  
V
V
V
= Pin 1  
2 = 4 + 5 + 9  
CC1  
CC2  
V
EE  
= Pin 16  
= Pin 8  
EE  
Pin assignment is for DualinLine Package.  
Figure 2. Pin Assignment  
Figure 1. Logic Diagram  
Table 1. MAXIMUM RATINGS  
Symbol  
Characteristic  
Power Supply (V = 0)  
Rating  
Unit  
Vdc  
Vdc  
mA  
V
EE  
V
I
8.0 to 0  
CC  
Input Voltage (V = 0)  
0 to V  
CC  
EE  
I
Output Current  
Continuous  
50  
100  
out  
Surge  
T
Operating Temperature Range  
Storage Temperature Range  
0 to +75  
°C  
°C  
A
T
stg  
Plastic  
Ceramic  
55 to +150  
55 to +165  
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit  
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,  
damage may occur and reliability may be affected.  
Table 2. ELECTRICAL CHARACTERISTICS (V = 5.2 V 5%) (Note 1)  
EE  
0°  
25°  
75°  
Symbol  
Characteristic  
Power Supply Current  
Min  
Max  
Min  
Max  
Min  
Max  
Unit  
mA  
mA  
I
I
29  
26  
29  
E
Input Current High  
Pin 9  
All Other Inputs  
900  
500  
560  
310  
560  
310  
inH  
I
Input Current Low  
High Output Voltage  
Low Output Voltage  
High Input Voltage  
Low Input Voltage  
0.5  
0.5  
0.3  
mA  
inL  
V
V
V
V
1.02  
1.95  
1.17  
1.95  
0.84  
1.63  
0.84  
1.48  
0.98  
1.95  
1.13  
1.95  
0.81  
1.63  
0.81  
1.48  
0.92  
1.95  
1.07  
1.95  
0.735  
1.60  
0.735  
1.45  
Vdc  
Vdc  
Vdc  
Vdc  
OH  
OL  
IH  
IL  
1. Each MECL 10Hseries circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been  
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained.  
Outputs are terminated through a 50 W resistor to 2.0 V.  
http://onsemi.com  
2
MC10H100  
Table 3. AC CHARACTERISTICS  
0°  
25°  
75°  
Min  
Max  
Min  
Max  
Min  
Max  
Symbol  
Characteristic  
Unit  
t
pd  
Propagation Delay  
Pin 9 Only  
Exclude Pin 9  
0.65  
0.4  
1.6  
1.3  
0.7  
0.45  
1.7  
1.35  
0.7  
0.5  
1.8  
1.5  
ns  
t
t
Rise Time  
Fall Time  
0.5  
0.5  
2.0  
2.0  
0.5  
0.5  
2.1  
2.1  
0.5  
0.5  
2.2  
2.2  
ns  
ns  
r
f
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit  
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared  
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit  
values are applied individually under normal operating conditions and not valid simultaneously.  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10H100M  
SOEIAJ16  
50 Unit / Rail  
50 Unit / Rail  
MC10H100MG  
SOEIAJ16  
(PbFree)  
MC10H100MEL  
SOEIAJ16  
2000 / Tape & Reel  
2000 / Tape & Reel  
MC10H100MELG  
SOEIAJ16  
(PbFree)  
MC10H100L  
MC10H100P  
MC10H100PG  
CDIP16  
PDIP16  
25 Unit / Rail  
25 Unit / Rail  
25 Unit / Rail  
PDIP16  
(PbFree)  
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging  
Specifications Brochure, BRD8011/D.  
http://onsemi.com  
3
MC10H100  
PACKAGE DIMENSIONS  
SOEIAJ16  
CASE 96601  
ISSUE A  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD  
FLASH OR PROTRUSIONS AND ARE MEASURED  
AT THE PARTING LINE. MOLD FLASH OR  
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)  
PER SIDE.  
L
16  
9
E
Q
1
H
E
M
_
4. TERMINAL NUMBERS ARE SHOWN FOR  
REFERENCE ONLY.  
E
5. THE LEAD WIDTH DIMENSION (b) DOES NOT  
INCLUDE DAMBAR PROTRUSION. ALLOWABLE  
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)  
TOTAL IN EXCESS OF THE LEAD WIDTH  
DIMENSION AT MAXIMUM MATERIAL CONDITION.  
DAMBAR CANNOT BE LOCATED ON THE LOWER  
RADIUS OR THE FOOT. MINIMUM SPACE  
BETWEEN PROTRUSIONS AND ADJACENT LEAD  
TO BE 0.46 ( 0.018).  
1
8
L
DETAIL P  
Z
D
VIEW P  
e
MILLIMETERS  
INCHES  
MIN  
−−−  
A
DIM MIN  
MAX  
MAX  
0.081  
0.008  
0.020  
0.011  
0.413  
0.215  
c
A
−−−  
0.05  
0.35  
0.10  
9.90  
5.10  
2.05  
A
1
0.20 0.002  
0.50 0.014  
0.20 0.007  
b
c
D
E
10.50 0.390  
5.45 0.201  
A
1
b
e
1.27 BSC  
0.050 BSC  
0.10 (0.004)  
M
H
0.13 (0.005)  
7.40  
0.50  
1.10  
8.20 0.291  
0.85 0.020  
1.50 0.043  
0.323  
0.033  
0.059  
E
L
L
E
M
Q
0
10  
0.90 0.028  
10  
_
0.035  
0.031  
0
_
_
_
0.70  
−−−  
1
Z
0.78  
−−−  
CDIP16  
L SUFFIX  
CERAMIC DIP PACKAGE  
CASE 62010  
ISSUE T  
A−  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER  
ANSI Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. DIMENSION L TO CENTER OF LEAD WHEN  
FORMED PARALLEL.  
4. DIMENSION F MAY NARROW TO 0.76 (0.030)  
WHERE THE LEAD ENTERS THE CERAMIC  
BODY.  
16  
1
9
B−  
8
C
L
INCHES  
DIM MIN MAX  
MILLIMETERS  
MIN  
19.05  
6.10  
−−−  
MAX  
19.93  
7.49  
5.08  
0.50  
A
B
C
D
E
F
0.750  
0.240  
−−−  
0.785  
0.295  
0.200  
0.020  
T−  
SEATING  
PLANE  
0.015  
0.39  
K
N
0.050 BSC  
1.27 BSC  
0.055  
0.065  
1.40  
1.65  
G
H
K
L
0.100 BSC  
2.54 BSC  
M
E
0.008  
0.125  
0.015  
0.170  
0.21  
3.18  
0.38  
4.31  
F
J 16 PL  
G
0.300 BSC  
7.62 BSC  
M
S
0.25 (0.010)  
T B  
M
N
0
0.020  
15  
0.040  
0
_
0.51  
15  
1.01  
D 16 PL  
_
_
_
M
S
0.25 (0.010)  
T A  
http://onsemi.com  
4
MC10H100  
PACKAGE DIMENSIONS  
PDIP16  
P SUFFIX  
PLASTIC DIP PACKAGE  
CASE 64808  
ISSUE R  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. DIMENSION L TO CENTER OF LEADS WHEN  
FORMED PARALLEL.  
A−  
16  
1
9
8
B
S
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.  
5. ROUNDED CORNERS OPTIONAL.  
INCHES  
DIM MIN MAX  
MILLIMETERS  
MIN  
18.80  
6.35  
3.69  
0.39  
1.02  
MAX  
19.55  
6.85  
4.44  
0.53  
1.77  
F
A
B
C
D
F
0.740  
0.250  
0.145  
0.015  
0.040  
0.770  
0.270  
0.175  
0.021  
0.70  
C
L
SEATING  
PLANE  
T−  
G
H
J
0.100 BSC  
0.050 BSC  
2.54 BSC  
1.27 BSC  
K
M
0.008  
0.015  
0.130  
0.305  
10  
0.21  
0.38  
3.30  
7.74  
10  
H
J
K
L
0.110  
0.295  
0
2.80  
7.50  
0
G
D 16 PL  
M
S
_
_
_
_
0.020  
0.040  
0.51  
1.01  
M
M
0.25 (0.010)  
T A  
MECL 10H and MECL 10K are trademarks of Motorola, Inc.  
ON Semiconductor and  
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice  
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability  
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.  
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All  
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights  
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications  
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should  
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,  
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death  
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal  
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.  
PUBLICATION ORDERING INFORMATION  
LITERATURE FULFILLMENT:  
N. American Technical Support: 8002829855 Toll Free  
USA/Canada  
ON Semiconductor Website: http://onsemi.com  
Order Literature: http://www.onsemi.com/litorder  
Literature Distribution Center for ON Semiconductor  
P.O. Box 61312, Phoenix, Arizona 850821312 USA  
Phone: 4808297710 or 8003443860 Toll Free USA/Canada  
Fax: 4808297709 or 8003443867 Toll Free USA/Canada  
Email: orderlit@onsemi.com  
Japan: ON Semiconductor, Japan Customer Focus Center  
291 Kamimeguro, Meguroku, Tokyo, Japan 1530051  
Phone: 81357733850  
For additional information, please contact your  
local Sales Representative.  
MC10H100/D  

相关型号:

MC10H101

Quad OR/NOR Gate
ONSEMI

MC10H101FN

Quad OR/NOR Gate
MOTOROLA

MC10H101FN

Quad OR/NOR Gate
ONSEMI

MC10H101FNG

Quad OR/NOR Gate
ONSEMI

MC10H101FNR2

Quad OR/NOR Gate
ONSEMI

MC10H101FNR2G

Quad OR/NOR Gate
ONSEMI

MC10H101L

Quad OR/NOR Gate
MOTOROLA

MC10H101L

Quad OR/NOR Gate
ONSEMI

MC10H101LD

OR/NOR Gate
ROCHESTER

MC10H101LDS

OR/NOR Gate
ROCHESTER

MC10H101LS

OR/NOR Gate, ECL10K, CDIP16
MOTOROLA

MC10H101LS

OR/NOR Gate
ROCHESTER