MC14011 [ONSEMI]
B-Suffix Series CMOS Gates; B-后缀系列CMOS门
| 型号： | MC14011 |
| 厂家： | 
ONSEMI |
| 描述： | B-Suffix Series CMOS Gates |
| 文件： | 总12页 (文件大小：138K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MC14001B Series
B−Suffix Series CMOS Gates
MC14001B, MC14011B, MC14023B,
MC14025B, MC14071B, MC14073B,
MC14081B, MC14082B
http://onsemi.com
MARKING
The B Series logic gates are constructed with P and N channel
enhancement mode devices in a single monolithic structure
(Complementary MOS). Their primary use is where low power
dissipation and/or high noise immunity is desired.
DIAGRAMS
14
PDIP−14
P SUFFIX
CASE 646
Features
MC140xxBCP
AWLYYWW
• Supply Voltage Range = 3.0 Vdc to 18 Vdc
• All Outputs Buffered
• Capable of Driving Two Low−power TTL Loads or One Low−power
Schottky TTL Load Over the Rated Temperature Range.
• Double Diode Protection on All Inputs Except: Triple Diode
Protection on MC14011B and MC14081B
1
14
SOIC−14
D SUFFIX
CASE 751A
140xxB
AWLYWW
1
14
• Pin−for−Pin Replacements for Corresponding CD4000 Series
B Suffix Devices
TSSOP−14
DT SUFFIX
CASE 948G
14
0xxB
ALYW
• Pb−Free Packages are Available*
1
MAXIMUM RATINGS (Voltages Referenced to V
)
SS
14
Symbol
Parameter
Value
−0.5 to +18.0
Unit
V
SOEIAJ−14
F SUFFIX
CASE 965
MC140xxB
AWLYWW
V
DD
DC Supply Voltage Range
V , V
in out
Input or Output Voltage Range
(DC or Transient)
−0.5 to V + 0.5
V
DD
1
I , I
in out
Input or Output Current
(DC or Transient) per Pin
±10
mA
xx
A
WL, L
YY, Y
= Specific Device Code
= Assembly Location
= Wafer Lot
P
D
Power Dissipation, per Package
(Note 1)
500
mW
= Year
WW, W = Work Week
T
Ambient Temperature Range
Storage Temperature Range
−55 to +125
−65 to +150
260
°C
°C
°C
A
T
stg
DEVICE INFORMATION
Description
T
Lead Temperature
(8−Second Soldering)
L
Device
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
MC14001B
MC14011B
Quad 2−Input NOR Gate
Quad 2−Input NAND Gate
MC14023B
MC14025B
MC14071B
MC14073B
Triple 3−Input NAND Gate
Triple 3−Input NOR Gate
Quad 2−Input OR Gate
Triple 3−Input AND Gate
1. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
high−impedance circuit. For proper operation, V and V should be constrained
MC14081B
MC14082B
Quad 2−Input AND Gate
Dual 4−Input AND Gate
in
out
to the range V v (V or V ) v V
.
SS
in
out
DD
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either V or V ). Unused outputs must be left open.
SS
DD
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
Semiconductor Components Industries, LLC, 2005
1
Publication Order Number:
February, 2005 − Rev. 4
MC14001B/D
MC14001B Series
LOGIC DIAGRAMS
NOR
NAND
OR
AND
MC14001B
MC14011B
MC14071B
MC14081B
Quad 2−Input NOR Gate
Quad 2−Input NAND Gate
Quad 2−Input OR Gate
Quad 2−Input AND Gate
1
3
2
1
3
2
1
3
2
1
3
2
5
4
6
5
4
6
5
4
6
5
4
6
8
8
8
8
10
10
10
10
9
9
9
9
12
13
12
11
13
12
13
12
11
13
11
11
MC14025B
MC14023B
MC14073B
MC14082B
Triple 3−Input NOR Gate
Triple 3−Input NAND Gate
Triple 3−Input AND Gate
Dual 4−Input AND Gate
1
2
8
1
2
8
1
2
8
2
9
9
9
3
1
4
5
9
3
4
5
3
4
5
3
4
5
6
6
6
10
13
11
12
13
11
12
13
11
12
13
11
12
10
10
10
NC = 6, 8
V
DD
= PIN 14
V
= PIN 7
FOR ALL DEVICES
SS
PIN ASSIGNMENTS
MC14023B
Triple 3−Input NAND Gate
MC14025B
Triple 3−Input NOR Gate
MC14001B
Quad 2−Input NOR Gate
MC14011B
Quad 2−Input NAND Gate
IN 1
IN 2
1
2
3
4
5
6
7
14
V
IN 1
IN 2
1
2
3
4
5
6
7
14
V
IN 1
IN 2
IN 1
IN 2
IN 3
OUT
1
2
3
4
5
6
7
14
V
IN 1
IN 2
IN 1
IN 2
IN 3
OUT
1
2
3
4
5
6
7
14
V
DD
A
A
DD
A
A
DD
A
A
B
B
DD
A
A
B
B
13 IN 2
13 IN 2
13 IN 3
12 IN 2
11 IN 1
13 IN 3
12 IN 2
11 IN 1
D
D
D
D
C
C
C
C
C
C
OUT
12 IN 1
OUT
A
12 IN 1
A
OUT
IN 1
IN 2
11 OUT
10 OUT
OUT
IN 1
IN 2
11 OUT
10 OUT
B
D
C
B
D
C
10 OUT
10 OUT
C
B
B
B
B
B
B
C
B
B
9
8
IN 2
IN 1
9
8
IN 2
IN 1
9
8
OUT
9
8
OUT
A
C
C
A
V
SS
V
SS
V
SS
IN 3
V
SS
IN 3
A
C
C
A
MC14071B
Quad 2−Input OR Gate
MC14073B
Triple 3−Input AND Gate
MC14081B
Quad 2−Input AND Gate
MC14082B
Dual 4−Input AND Gate
IN 1
IN 2
1
2
3
4
5
6
7
14
V
IN 1
IN 2
IN 1
IN 2
IN 3
OUT
1
2
3
4
5
6
7
14
V
IN 1
1
2
3
4
5
6
7
14
V
OUT
1
2
3
4
5
6
7
14
13 OUT
B
V
A
DD
A
A
B
B
DD
A
A
DD
A
DD
13 IN 2
12 IN 1
13 IN 3
12 IN 2
11 IN 1
IN 2
13 IN 2
12 IN 1
11 OUT
10 OUT
IN 1
IN 2
IN 3
IN 4
A
D
C
C
C
D
D
D
C
A
A
A
A
OUT
OUT
12 IN 4
11 IN 3
10 IN 2
A
D
A
B
OUT
IN 1
IN 2
11 OUT
10 OUT
OUT
IN 1
IN 2
B
D
B
B
10 OUT
B
B
C
B
B
C
B
B
B
B
9
8
IN 2
IN 1
9
8
OUT
9
8
IN 2
C
NC
9
8
IN 1
NC
C
A
V
SS
V
SS
IN 3
V
SS
IN 1
V
SS
C
A
C
NC = NO CONNECTION
http://onsemi.com
2
MC14001B Series
ELECTRICAL CHARACTERISTICS (Voltages Referenced to V
)
SS
− 55_C
25_C
125_C
V
Vdc
DD
(2)
Min
Max
Min
Typ
Max
Min
Max
Characteristic
Output Voltage
Symbol
Unit
“0” Level
“1” Level
“0” Level
V
OL
5.0
10
15
−
−
−
0.05
0.05
0.05
−
−
−
0
0
0
0.05
0.05
0.05
−
−
−
0.05
0.05
0.05
Vdc
V
in
= V or 0
DD
V
OH
5.0
10
15
4.95
9.95
14.95
−
−
−
4.95
9.95
14.95
5.0
10
15
−
−
−
4.95
9.95
14.95
−
−
−
Vdc
Vdc
V
in
= 0 or V
DD
Input Voltage
(V = 4.5 or 0.5 Vdc)
V
IL
5.0
10
15
−
−
−
1.5
3.0
4.0
−
−
−
2.25
4.50
6.75
1.5
3.0
4.0
−
−
−
1.5
3.0
4.0
O
(V = 9.0 or 1.0 Vdc)
O
(V = 13.5 or 1.5 Vdc)
O
“1” Level
V
IH
Vdc
(V = 0.5 or 4.5 Vdc)
5.0
10
15
3.5
7.0
11
−
−
−
3.5
7.0
11
2.75
5.50
8.25
−
−
−
3.5
7.0
11
−
−
−
O
(V = 1.0 or 9.0 Vdc)
O
(V = 1.5 or 13.5 Vdc)
O
Output Drive Current
I
mAdc
OH
(V = 2.5 Vdc)
Source
Sink
5.0
5.0
10
– 3.0
– 0.64
– 1.6
– 4.2
−
−
−
−
– 2.4
– 0.51
– 1.3
– 3.4
– 4.2
– 0.88
– 2.25
– 8.8
−
−
−
−
– 1.7
– 0.36
– 0.9
– 2.4
−
−
−
−
OH
(V = 4.6 Vdc)
OH
(V = 9.5 Vdc)
OH
(V = 13.5 Vdc)
OH
15
(V = 0.4 Vdc)
I
OL
5.0
10
15
0.64
1.6
4.2
−
−
−
0.51
1.3
3.4
0.88
2.25
8.8
−
−
−
0.36
0.9
2.4
−
−
−
mAdc
OL
(V = 0.5 Vdc)
OL
(V = 1.5 Vdc)
OL
Input Current
Input Capacitance
I
15
−
−
−
± 0.1
−
−
±0.00001
± 0.1
−
−
± 1.0
mAdc
in
C
−
5.0
7.5
−
pF
in
(V = 0)
in
Quiescent Current
(Per Package)
I
5.0
10
15
−
−
−
0.25
0.5
1.0
−
−
−
0.0005
0.0010
0.0015
0.25
0.5
1.0
−
−
−
7.5
15
30
mAdc
mAdc
DD
(3) (4)
Total Supply Current
I
T
5.0
10
15
I = (0.3 mA/kHz) f + I /N
T DD
I = (0.6 mA/kHz) f + I /N
T DD
I = (0.9 mA/kHz) f + I /N
T
(Dynamic plus Quiescent,
Per Gate, C = 50 pF)
L
DD
2. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.
3. The formulas given are for the typical characteristics only at 25_C.
4. To calculate total supply current at loads other than 50 pF:
I (C ) = I (50 pF) + (C − 50) Vfk
T
L
T
L
where: I is in mA (per package), C in pF, V = (V − V ) in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates
T
L
DD
SS
per package.
http://onsemi.com
3
MC14001B Series
B−SERIES GATE SWITCHING TIMES
SWITCHING CHARACTERISTICS (5) (C = 50 pF, T = 25_C)
L
A
V
DD
Vdc
(6)
Characteristic
Symbol
Min
Typ
Max
Unit
Output Rise Time, All B−Series Gates
t
ns
TLH
t
t
t
= (1.35 ns/pF) C + 33 ns
L
TLH
TLH
TLH
5.0
10
15
−
−
−
100
50
40
200
100
80
= (0.60 ns/pF) C + 20 ns
L
= (0.40 ns/PF) C + 20 ns
L
Output Fall Time, All B−Series Gates
t
ns
ns
THL
t
t
t
= (1.35 ns/pF) C + 33 ns
L
THL
THL
THL
5.0
10
15
−
−
−
100
50
40
200
100
80
= (0.60 ns/pF) C + 20 ns
L
= (0.40 ns/pF) C + 20 ns
L
Propagation Delay Time
t
, t
PLH PHL
MC14001B, MC14011B only
t
t
t
, t
= (0.90 ns/pF) C + 80 ns
= (0.36 ns/pF) C + 32 ns
L
5.0
10
15
−
−
−
125
50
40
250
100
80
PLH PHL
L
, t
PLH PHL
, t
= (0.26 ns/pF) C + 27 ns
PLH PHL
L
All Other 2, 3, and 4 Input Gates
t
t
t
, t
= (0.90 ns/pF) C + 115 ns
= (0.36 ns/pF) C + 47 ns
L
5.0
10
15
−
−
−
160
65
50
300
130
100
PLH PHL
L
, t
PLH PHL
, t
= (0.26 ns/pF) C + 37 ns
PLH PHL
L
8−Input Gates (MC14068B, MC14078B)
t
t
t
, t
= (0.90 ns/pF) C + 155 ns
= (0.36 ns/pF) C + 62 ns
L
5.0
10
15
−
−
−
200
80
60
350
150
110
PLH PHL
L
, t
PLH PHL
, t
= (0.26 ns/pF) C + 47 ns
PLH PHL
L
5. The formulas given are for the typical characteristics only at 25_C.
6. Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.
20 ns
20 ns
14
V
DD
V
DD
90%
50%
10%
INPUT
INPUT
*
0 V
PULSE
OUTPUT
t
t
PLH
GENERATOR
PHL
90%
50%
10%
V
V
OH
C
L
OUTPUT
OL
INVERTING
t
t
TLH
THL
t
t
PHL
PLH
V
V
OH
7
V
SS
OUTPUT
90%
50%
10%
NON−INVERTING
*All unused inputs of AND, NAND gates must be connected to V
.
OL
DD
t
t
THL
TLH
All unused inputs of OR, NOR gates must be connected to V
.
SS
Figure 1. Switching Time Test Circuit and Waveforms
http://onsemi.com
4
MC14001B Series
CIRCUIT SCHEMATIC
NOR, OR GATES
MC14001B, MC14071B
MC14025B
One of Four Gates Shown
One of Three Gates Shown
V
DD
V
DD
14
V
DD
1, 3, 11
2, 4, 12
1, 6, 8, 13
2, 5, 9, 12
*
14
V
DD
3, 4, 10, 11
*
V
SS
9, 6, 10
V
SS
7
V
SS
V
DD
*Inverter omitted in MC14001B
8, 5, 13
7
V
SS
V
SS
*Inverter omitted in MC14025B
CIRCUIT SCHEMATIC
NAND, AND GATES
MC14023B, MC14073B
MC14011B, MC14081B
One of Three Gates Shown
One of Four Gates Shown
V
DD
14
V
DD
*
3, 4, 10, 11
2, 5, 9, 12
2, 4, 12
1, 3, 11
14
V
DD
1, 6, 8, 13
V
7
*Inverter omitted in MC14011B
SS
V
SS
*
V
DD
9, 6, 10
8, 5, 13
7
*Inverter omitted in MC14023B
V
SS
V
SS
http://onsemi.com
5
MC14001B Series
TYPICAL B−SERIES GATE CHARACTERISTICS
N−CHANNEL DRAIN CURRENT (SINK)
P−CHANNEL DRAIN CURRENT (SOURCE)
− 10
5.0
4.0
3.0
− 9.0
− 8.0
− 7.0
− 6.0
− 5.0
− 4.0
T = − 55°C
A
T = − 55°C
A
− 40°C
− 40°C
+ 25°C
+ 25°C
+ 85°C
+ 85°C
2.0
1.0
+ 125°C
− 3.0
− 2.0
− 1.0
0
+ 125°C
0
0
1.0
2.0
3.0
4.0
5.0
0
− 1.0
− 2.0
V , DRAIN−TO−SOURCE VOLTAGE (Vdc)
DS
− 3.0
− 4.0
− 5.0
V
DS
, DRAIN−TO−SOURCE VOLTAGE (Vdc)
Figure 2. VGS = 5.0 Vdc
Figure 3. VGS = − 5.0 Vdc
20
18
16
14
12
10
8.0
− 50
− 45
− 40
− 35
− 30
− 25
− 20
T = − 55°C
A
− 40°C
+ 25°C
+ 85°C
T = − 55°C
A
− 40°C
+ 125°C
+ 25°C
+ 85°C
6.0
4.0
2.0
0
− 15
− 10
− 5.0
0
+ 125°C
0
1.0
2.0 3.0 4.0 5.0
6.0
7.0 8.0
9.0 10
0
− 1.0 − 2.0 − 3.0 − 4.0 − 5.0 − 6.0 − 7.0 − 8.0 − 9.0 − 10
V
DS
, DRAIN−TO−SOURCE VOLTAGE (Vdc)
V
DS
, DRAIN−TO−SOURCE VOLTAGE (Vdc)
Figure 4. VGS = 10 Vdc
Figure 5. VGS = − 10 Vdc
50
45
40
35
30
25
20
− 100
− 90
− 80
− 70
− 60
− 50
− 40
T = − 55°C
A
− 40°C
+ 25°C
T = − 55°C
A
− 40°C
+ 85°C
+ 25°C
+ 125°C
+ 85°C
15
10
5.0
0
− 30
− 20
− 10
0
+ 125°C
0
2.0
4.0 6.0 8.0 10
12
14
16
18
20
0
− 2.0 − 4.0 − 6.0 − 8.0 − 10 − 12 − 14 − 16 − 18 − 20
V
DS
, DRAIN−TO−SOURCE VOLTAGE (Vdc)
V
DS
, DRAIN−TO−SOURCE VOLTAGE (Vdc)
Figure 6. VGS = 15 Vdc
Figure 7. VGS = − 15 Vdc
These typical curves are not guarantees, but are design aids.
Caution: The maximum rating for output current is 10 mA per pin.
http://onsemi.com
6
MC14001B Series
TYPICAL B−SERIES GATE CHARACTERISTICS (cont’d)
VOLTAGE TRANSFER CHARACTERISTICS
SINGLE INPUT NAND, AND
MULTIPLE INPUT NOR, OR
SINGLE INPUT NAND, AND
MULTIPLE INPUT NOR, OR
5.0
10
8.0
6.0
4.0
3.0
2.0
1.0
0
SINGLE INPUT NOR, OR
SINGLE INPUT NOR, OR
MULTIPLE INPUT NAND, AND
MULTIPLE INPUT NAND, AND
4.0
2.0
0
0
1.0
2.0
3.0
4.0
5.0
0
2.0
4.0
6.0
8.0
10
V , INPUT VOLTAGE (Vdc)
in
V , INPUT VOLTAGE (Vdc)
in
Figure 8. VDD = 5.0 Vdc
Figure 9. VDD = 10 Vdc
16
DC NOISE MARGIN
SINGLE INPUT NAND, AND
14
12
10
MULTIPLE INPUT NOR, OR
The DC noise margin is defined as the input voltage range
from an ideal “1” or “0” input level which does not produce
output state change(s). The typical and guaranteed limit
values of the input values V and V for the output(s) to
SINGLE INPUT NOR, OR
MULTIPLE INPUT NAND, AND
IL
IH
be at a fixed voltage V are given in the Electrical
O
8.0
6.0
Characteristics table. V and V are presented graphically
IL
IH
in Figure 11.
Guaranteed minimum noise margins for both the “1” and
“0” levels =
4.0
2.0
0
1.0 V with a 5.0 V supply
2.0 V with a 10.0 V supply
2.5 V with a 15.0 V supply
0
2.0
4.0
6.0
8.0
10
V , INPUT VOLTAGE (Vdc)
in
Figure 10. VDD = 15 Vdc
V
out
V
DD
V
out
V
DD
V
O
V
O
V
O
V
O
V
V
V
V
DD
DD
0
0
in
in
V
IL
V
IH
V
IL
V
IH
V
SS
= 0 VOLTS DC
(a) Inverting Function
(b) Non−Inverting Function
Figure 11. DC Noise Immunity
http://onsemi.com
7
MC14001B Series
ORDERING INFORMATION
Device
†
Package
Shipping
MC14001BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14001BCPG
PDIP−14
(Pb−Free)
MC14001BD
SOIC−14
SOIC−14
2750 Units / Box
MC14001BDR2
MC14001BDR2G
2500 Units / Tape & Reel
2500 Units / Tape & Reel
SOIC−14
(Pb−Free)
MC14001BDTR2
MC14001BFEL
MC14001BFELG
TSSOP−14*
SOEIAJ−14
2500 Units / Tape & Reel
2000 Units / Tape & Reel
2000 Units / Tape & Reel
SOEIAJ−14
(Pb−Free)
MC14011BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14011BCPG
PDIP−14
(Pb−Free)
MC14011BD
SOIC−14
SOIC−14
2750 Units / Box
MC14011BDR2
MC14011BDR2G
2500 Units / Tape & Reel
2500 Units / Tape & Reel
SOIC−14
(Pb−Free)
MC14011BDTR2
MC14011BF
TSSOP−14*
SOEIAJ−14
SOEIAJ−14
2500 Units / Tape & Reel
55 Units / Rail
MC14011BFEL
MC14011BFELG
2000 Units / Tape & Reel
2000 Units / Tape & Reel
SOEIAJ−14
(Pb−Free)
MC14023BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14023BCPG
PDIP−14
(Pb−Free)
MC14023BD
SOIC−14
SOIC−14
2750 Units / Box
MC14023BDR2
MC14023BDR2G
2500 Units / Tape & Reel
2500 Units / Tape & Reel
SOIC−14
(Pb−Free)
MC14023BFEL
SOEIAJ−14
2000 Units / Tape & Reel
MC14025BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14025BCPG
PDIP−14
(Pb−Free)
MC14025BD
SOIC−14
SOIC−14
2750 Units / Box
MC14025BDR2
MC14025BDR2G
2500 Units / Tape & Reel
2500 Units / Tape & Reel
SOIC−14
(Pb−Free)
MC14025BFEL
SOEIAJ−14
2000 Units / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
8
MC14001B Series
ORDERING INFORMATION
Device
†
Package
PDIP−14
SOIC−14
SOIC−14
Shipping
MC14071BCP
2000 Units / Box
55 Units / Rail
MC14071BD
MC14071BDR2
MC14071BDR2G
2500 Units / Tape & Reel
2500 Units / Tape & Reel
SOIC−14
(Pb−Free)
MC14071BDT
MC14071BDTR2
MC14071BFEL
TSSOP−14*
TSSOP−14*
SOEIAJ−14
96 Units per Rail
2500 Units / Tape & Reel
2000 Units / Tape & Reel
MC14073BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14073BCPG
PDIP−14
(Pb−Free)
MC14073BD
SOIC−14
55 Units / Rail
55 Units / Rail
MC14073BDG
SOIC−14
(Pb−Free)
MC14073BDR2
SOIC−14
2500 Units / Tape & Reel
2500 Units / Tape & Reel
MC14073BDR2G
SOIC−14
(Pb−Free)
MC14073BFEL
SOEIAJ−14
2000 Units / Tape & Reel
MC14081BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14081BCPG
PDIP−14
(Pb−Free)
MC14081BD
SOIC−14
55 Units / Rail
55 Units / Rail
MC14081BDG
SOIC−14
(Pb−Free)
MC14081BDR2
SOIC−14
2500 Units / Tape & Reel
2500 Units / Tape & Reel
MC14081BDR2G
SOIC−14
(Pb−Free)
MC14081BDTR2
MC14081BFEL
MC14081BFELG
TSSOP−14*
SOEIAJ−14
2500 Units / Tape & Reel
2000 Units / Tape & Reel
2000 Units / Tape & Reel
SOEIAJ−14
(Pb−Free)
MC14082BCP
PDIP−14
2000 Units / Box
2000 Units / Box
MC14082BCPG
PDIP−14
(Pb−Free)
MC14082BD
SOIC−14
55 Units / Rail
55 Units / Rail
MC14082BDG
SOIC−14
(Pb−Free)
MC14082BDR2
SOIC−14
2500 Units / Tape & Reel
2500 Units / Tape & Reel
MC14082BDR2G
SOIC−14
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
9
MC14001B Series
PACKAGE DIMENSIONS
P SUFFIX
PLASTIC DIP PACKAGE
CASE 646−06
ISSUE N
NOTES:
1. DIMENSIONING AND TOLERANCING
PER ANSI Y14.5M, 1982.
14
1
8
7
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS
WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE
MOLD FLASH.
B
5. ROUNDED CORNERS OPTIONAL.
A
F
INCHES
MILLIMETERS
DIM
A
B
C
D
F
MIN
MAX
0.770
0.260
0.185
0.021
0.070
MIN
18.16
6.10
3.69
0.38
1.02
MAX
18.80
6.60
4.69
0.53
1.78
L
0.715
0.240
0.145
0.015
0.040
N
C
−T−
SEATING
PLANE
G
H
J
K
L
0.100 BSC
2.54 BSC
0.052
0.008
0.115
0.290
−−−
0.095
0.015
0.135
0.310
10
1.32
0.20
2.92
7.37
−−−
0.38
2.41
0.38
3.43
7.87
10
J
K
D 14 PL
H
G
M
M
N
_
_
M
0.13 (0.005)
0.015
0.039
1.01
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751A−03
ISSUE G
NOTES:
−A−
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
14
8
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
−B−
P 7 PL
5. DIMENSION D DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.127
(0.005) TOTAL IN EXCESS OF THE D
DIMENSION AT MAXIMUM MATERIAL
CONDITION.
M
M
B
0.25 (0.010)
7
1
G
F
R X 45
_
C
MILLIMETERS
DIM MIN MAX
INCHES
MIN MAX
A
B
C
D
F
G
J
K
M
P
R
8.55
3.80
1.35
0.35
0.40
8.75 0.337 0.344
4.00 0.150 0.157
1.75 0.054 0.068
0.49 0.014 0.019
1.25 0.016 0.049
0.050 BSC
0.25 0.008 0.009
0.25 0.004 0.009
−T−
SEATING
PLANE
J
M
K
D 14 PL
M
S
S
A
0.25 (0.010)
T
B
1.27 BSC
0.19
0.10
0
7
0
7
_
_
_
_
5.80
0.25
6.20 0.228 0.244
0.50 0.010 0.019
http://onsemi.com
10
MC14001B Series
PACKAGE DIMENSIONS
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948G−01
ISSUE O
NOTES:
1. DIMENSIONING AND TOLERANCING PER
14X K REF
M
S
S
V
ANSI Y14.5M, 1982.
0.10 (0.004)
T
U
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NOT
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL
NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08
(0.003) TOTAL IN EXCESS OF THE K
DIMENSION AT MAXIMUM MATERIAL
CONDITION.
S
0.15 (0.006) T U
N
0.25 (0.010)
14
8
2X L/2
M
B
L
N
−U−
PIN 1
IDENT.
F
7
1
DETAIL E
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE
DETERMINED AT DATUM PLANE −W−.
S
K
0.15 (0.006) T U
A
K1
−V−
MILLIMETERS
DIM MIN MAX
INCHES
MIN MAX
A
B
C
D
F
4.90
4.30
−−−
0.05
0.50
5.10 0.193 0.200
4.50 0.169 0.177
J J1
1.20
−−− 0.047
0.15 0.002 0.006
0.75 0.020 0.030
SECTION N−N
G
H
J
J1
K
0.65 BSC
0.026 BSC
0.60 0.020 0.024
0.20 0.004 0.008
0.16 0.004 0.006
0.30 0.007 0.012
0.25 0.007 0.010
0.50
0.09
0.09
0.19
−W−
C
0.10 (0.004)
K1 0.19
L
M
6.40 BSC
0.252 BSC
SEATING
PLANE
−T−
H
G
DETAIL E
D
0
8
0
8
_
_
_
_
http://onsemi.com
11
MC14001B Series
PACKAGE DIMENSIONS
F SUFFIX
PLASTIC EIAJ SOIC PACKAGE
CASE 965−01
ISSUE O
NOTES:
1
DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
L
E
14
8
Q
2
3
CONTROLLING DIMENSION: MILLIMETER.
DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
1
H
E
_
E
M
4
5
TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
L
7
1
THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
DETAIL P
Z
D
VIEW P
A
e
c
MILLIMETERS
INCHES
MIN
−−−
DIM MIN
MAX
MAX
0.081
0.008
0.020
0.011
0.413
0.215
A
−−−
0.05
0.35
0.18
9.90
5.10
2.05
b
A
1
A
1
b
c
0.20 0.002
0.50 0.014
0.27 0.007
M
0.13 (0.005)
0.10 (0.004)
D
E
e
10.50 0.390
5.45 0.201
1.27 BSC
0.050 BSC
H
7.40
0.50
1.10
8.20 0.291
0.85 0.020
1.50 0.043
0.323
0.033
0.059
E
0.50
L
E
M
0
10
0.90 0.028
10
_
0.035
0.056
0
_
_
_
Q
1
0.70
−−−
Z
1.42
−−−
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
For additional information, please contact your
local Sales Representative.
MC14001B/D
相关型号：
MC14011BAL/883
NAND Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDIP14, CERAMIC, DIP-14
MOTOROLA
MC14011BCLG
NAND Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDIP14, LEAD FREE, CERAMIC, DIP-14
MOTOROLA
©2020 ICPDF网 联系我们和版权申明