MC74AC299DW [ONSEMI]
8−Input Universal Shift/Storage Register with Common Parallel I/O Pins; 8输入通用移位/存储寄存器与通用并行I / O引脚
| 型号： | MC74AC299DW |
| 厂家： | 
ONSEMI |
| 描述： | 8−Input Universal Shift/Storage Register with Common Parallel I/O Pins |
| 文件： | 总11页 (文件大小：258K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MC74AC299, MC74ACT299
8−Input Universal Shift/
Storage Register with
Common Parallel I/O Pins
The MC74AC299/74ACT299 is an 8−bit universal shift/storage
register with 3−state outputs. Four modes of operation are possible:
hold (store), shift left, shift right and load data. The parallel load inputs
and flip−flop outputs are multiplexed to reduce the total number of
http://onsemi.com
package pins. Additional outputs are provided for flip−flops Q , Q to
0
7
allow easy serial cascading. A separate active LOW Master Reset is
used to reset the register.
PDIP−20
N SUFFIX
CASE 738
• Common Parallel I/O for Reduced Pin Count
• Additional Serial Inputs and Outputs for Expansion
• Four Operating Modes: Shift Left, Shift Right, Load and Store
• 3−State Outputs for Bus−Oriented Applications
• Outputs Source/Sink 24 mA
20
1
SO−20
DW SUFFIX
CASE 751
20
1
• ′ACT299 Has TTL Compatible Inputs
w These devices are available in Pb−free package(s). Specifications herein
apply to both standard and Pb−free devices. Please see our website at
www.onsemi.com for specific Pb−free orderable part numbers, or
contact your local ON Semiconductor sales office or representative.
ORDERING INFORMATION
Device
Package
PDIP−20
PDIP−20
SOIC−20
Shipping
MC74AC299N
18 Units/Rail
18 Units/Rail
38 Units/Rail
V
S
DS
Q
I/O
I/O
I/O
I/O
CP
12
DS
0
CC
1
7
7
7
5
3
1
20
19
18
17
16
15
14
MC74ACT299N
MC74AC299DW
MC74AC299DWR2
MC74ACT299DW
13
11
SOIC−20 1000 Tape & Reel
SOIC−20 38 Units/Rail
MC74ACT299DWR2 SOIC−20 1000 Tape & Reel
1
2
OE
3
OE
4
I/O
5
I/O
6
I/O
7
I/O
9
8
10
S
Q
0
MR GND
0
1
2
6
4
2
0
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 9 of this data sheet.
Figure 1. Pinout: 20−Lead Packages Conductors
(Top View)
PIN ASSIGNMENT
PIN
FUNCTION
CP
Clock Pulse Input
DS
DS
Serial Data Input for Right Shift
Serial Data Input for Left Shift
Mode Select Inputs
0
7
S , S
0
1
MR
Asynchronous Master Reset
3−State Output Enable Inputs
Parallel Data Inputs or 3−State Parallel Outputs
Serial Outputs
OE , OE
1
2
I/O −I/O
0
7
Q , Q
0
7
©
Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
June, 2006 − Rev. 8
MC74AC299/D
MC74AC299, MC74ACT299
DS
Q
7
7
S
DS
DS
7
0
0
S
1
D
C
Q
Q
Q
Q
Q
Q
Q
Q
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
I/O
2
I/O
1
I/O
0
Q
7
CP
OE
D
MR
Q
I/O I/O I/O I/O I/O I/O I/O I/O
0 0 1 2 3 4 5 6 7
CP
D
Figure 2. Logic Symbol
C
D
CP
D
C
D
CP
D
C
D
CP
D
C
D
CP
D
C
D
CP
D
C
D
CP
D
C
D
S
S
0
1
OE
1
OE
2
DS
CP
Q
MR
0
0
NOTE: That this diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
Figure 3. Logic Diagram
http://onsemi.com
2
MC74AC299, MC74ACT299
FUNCTIONAL DESCRIPTION
A HIGH signal on either OE or OE disables the 3 state
1 2 -
The MC74AC299/74ACT299 contains eight edge−triggered
D−type flip−flops and the interstage logic necessary to
perform synchronous shift left, shift right, parallel load and
buffers and puts the I/O pins in the high impedance state. In
this condition the shift, hold, load and reset operations can
still occur. The 3−state buffers are also disabled by HIGH
hold operations. The type of operation is determined by S
signals on both S and S in preparation for a parallel load
0
0 1
and S , as shown in the Truth Table. All flip−flop outputs are
operation.
1
brought out through 3−state buffers to separate I/O pins that
TRUTH TABLE
Inputs
also serve as data inputs in the parallel load mode. Q and Q
0
7
are also brought out on other pins for expansion in serial
Response
shifting of longer words.
MR
S
S
CP
X
1
0
A LOW signal on MR overrides the Select and CP inputs
and resets the flip−flops. All other state changes are initiated
by the rising edge of the clock. Inputs can change when the
clock is in either state provided only that the recommended
setup and hold times, relative to the rising edge of CP, are
observed.
L
H
H
H
H
X
H
L
H
L
X
Asynchronous Reset; Q −Q = LOW
0
7
H
H
L
Parallel Load; I/O → Q
n
n
Shift Rights; DS → Q , Q → Q , etc.
0
0
0
1
Shift Left; DS → Q , Q → Q , etc.
7
7
7
6
L
X
Hold
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Transition
MAXIMUM RATINGS*
Symbol
Parameter
DC Supply Voltage (Referenced to GND)
Value
Unit
V
V
V
V
−0.5 to +7.0
−0.5 to V +0.5
CC
IN
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
V
CC
−0.5 to V +0.5
V
OUT
CC
I
I
I
±20
±50
mA
mA
mA
°C
IN
DC Output Sink/Source Current, per Pin
OUT
CC
DC V or GND Current per Output Pin
±50
CC
T
stg
Storage Temperature
−65 to +150
*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the
Recommended Operating Conditions.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
2.0
4.5
0
Typ
5.0
5.0
−
Max
6.0
Unit
′AC
V
V
Supply Voltage
V
V
CC
′ACT
5.5
, V
DC Input Voltage, Output Voltage (Ref. to GND)
V
CC
IN
OUT
V
V
V
V
V
@ 3.0 V
@ 4.5 V
@ 5.5 V
@ 4.5 V
@ 5.5 V
−
150
40
25
10
8.0
−
−
CC
CC
CC
CC
CC
Input Rise and Fall Time (Note 1)
′AC Devices except Schmitt Inputs
−
−
−
−
−
ns/V
t , t
r
f
−
−
Input Rise and Fall Time (Note 2)
′ACT Devices except Schmitt Inputs
t , t
ns/V
r
f
−
T
Junction Temperature (PDIP)
Operating Ambient Temperature Range
Output Current − High
−
140
85
°C
°C
J
T
A
−40
−
25
−
I
I
−24
24
mA
mA
OH
OL
Output Current − Low
−
−
1. V from 30% to 70% V ; see individual Data Sheets for devices that differ from the typical input rise and fall times.
IN
CC
2. V from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.
IN
http://onsemi.com
3
MC74AC299, MC74ACT299
DC CHARACTERISTICS
Symbol
74AC
74AC
T
A
=
V
(V)
CC
T
= +25°C
−40°C to
+85°C
Parameter
Unit
Conditions
A
Typ
Guaranteed Limits
V
V
V
3.0
4.5
5.5
1.5
2.25
2.75
2.1
3.15
3.85
2.1
3.15
3.85
V
= 0.1 V
OUT
Minimum High Level
Input Voltage
IH
V
V
V
or V − 0.1 V
CC
3.0
4.5
5.5
1.5
2.25
2.75
0.9
1.35
1.65
0.9
1.35
1.65
V
= 0.1 V
OUT
Maximum Low Level
Input Voltage
IL
or V − 0.1 V
CC
3.0
4.5
5.5
2.99
4.49
5.49
2.9
4.4
5.4
2.9
4.4
5.4
I
= −50 μA
OUT
Minimum High Level
Output Voltage
OH
*V = V or V
IH
IN
IL
3.0
4.5
5.5
−
−
−
2.56
3.86
4.86
2.46
3.76
4.76
−12 mA
−24 mA
−24 mA
V
V
V
I
I
OH
V
3.0
4.5
5.5
0.002
0.001
0.001
0.1
0.1
0.1
0.1
0.1
0.1
= 50 μA
OUT
Maximum Low Level
Output Voltage
OL
*V = V or V
IN
IL
IH
3.0
4.5
5.5
−
−
−
0.36
0.36
0.36
0.44
0.44
0.44
12 mA
24 mA
24 mA
I
OL
I
Maximum Input
Leakage Current
IN
5.5
5.5
−
−
±0.1
±0.6
±1.0
±6.0
μA
μA
V = V , GND
I CC
I
Maximum 3−State
Current
V (OE) = V , V
I IL IH
OZT
V = V , GND
I
O
CC
V
= V , GND
CC
I
I
I
5.5
5.5
−
−
−
−
75
mA
mA
V
= 1.65 V Max
†Minimum Dynamic
Output Current
OLD
OHD
CC
OLD
OHD
−75
V
V
= 3.85 V Min
Maximum Quiescent
Supply Current
5.5
−
8.0
80
μA
= V or GND
IN CC
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
NOTE:
I
and I @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V
.
CC
IN
CC
AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74AC
74AC
T
= −40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
C
Symbol
Parameter
Unit
L
= 50 pF
L
Min
Typ
Max
Min
Max
Maximum Input
Frequency
3.3
5.0
90
130
−
−
−
−
80
105
−
−
f
t
t
MHz
ns
3−3
3−6
3−6
max
Propagation Delay
3.3
5.0
8.5
5.5
−
−
20.5
14
7.0
4.5
22
15
PLH
PHL
CP to Q
Q
7
0 or
Propagation Delay
CP to Q
3.3
5.0
8.5
5.5
−
−
21.5
14.5
7.0
5.0
23
16
ns
Q
0 or
7
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
http://onsemi.com
4
MC74AC299, MC74ACT299
AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74AC
74AC
T
= −40°C
A
V
(V)
*
T
C
= +25°C
= 50 pF
Fig.
No.
CC
A
to +85°C
C
Symbol
Parameter
Unit
L
= 50 pF
L
Min
Typ
Max
Min
Max
Propagation Delay
CP to I/O
3.3
5.0
9.0
6.0
−
−
20.5
14.5
7.5
5.0
22.5
16
t
t
t
t
t
t
t
t
ns
ns
ns
ns
ns
ns
ns
ns
3−6
3−6
3−6
3−6
3−7
3−8
3−7
3−8
PLH
n
Propagation Delay
CP to I/O
3.3
5.0
10
6.5
−
−
23
16
8.5
6.0
24.5
17.5
PHL
PHL
PHL
PZH
PZL
PHZ
PLZ
n
Propagation Delay
MR to Q or Q
3.3
5.0
9.0
5.5
−
−
22.5
15.5
7.5
5.0
25.0
17.0
0
7
Propagation Delay
MR to I/O
3.3
5.0
9.0
5.5
−
−
21.5
15.0
7.5
5.0
24.0
16.5
n
Output Enable Time
OE to I/O
3.3
5.0
7.0
4.5
−
−
18
12.5
6.0
4.0
19.5
13.5
n
Output Enable Time
OE to I/O
3.3
5.0
7.0
5.0
−
−
18
12.5
6.0
4.0
20.5
14
n
Output Disable Time
OE to I/O
3.3
5.0
6.5
3.5
−
−
18.5
14
5.5
3.0
19.5
15
n
Output Disable Time
OE to I/O
3.3
5.0
5.5
3.5
−
−
17
12.5
4.5
2.0
19
13.5
n
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
AC OPERATING REQUIREMENTS
74AC
74AC
T
= −40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
= 50 pF
Symbol
Parameter
Unit
L
C
L
Typ
Guaranteed Minimum
Setup Time, HIGH or LOW
S or S to CP
3.3
5.0
−
−
8.0
5.0
8.5
5.5
t
t
t
t
t
t
t
t
t
ns
ns
ns
ns
ns
ns
ns
ns
ns
3−9
3−9
3−9
3−9
3−6
3−6
3−6
3−9
3−9
s
0
1
Hold Time, HIGH or LOW
S or S to CP
3.3
5.0
−
−
0.5
1.0
0.5
1.0
h
s
0
1
Setup Time, HIGH or LOW
3.3
5.0
−
−
5.5
3.5
6.0
4.0
I/O to CP
n
Hold Time, HIGH or LOW
3.3
5.0
−
−
0
1.0
0
1.0
h
s
I/O to CP
n
Setup Time, HIGH or LOW
3.3
5.0
−
−
6.5
4.0
7.0
4.5
DS or DS to CP
0
7
Hold Time, HIGH or LOW
DS or DS to CP
3.3
5.0
−
−
0
1.0
0.5
1.0
h
w
w
0
7
3.3
5.0
−
−
4.5
3.5
5.0
3.5
CP Pulse Width, LOW
MR Pulse Width, LOW
3.3
5.0
−
−
4.5
3.5
5.0
3.5
Recovery TIme
MR to CP
3.3
5.0
−
−
1.5
1.5
1.5
1.5
rec
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
http://onsemi.com
5
MC74AC299, MC74ACT299
DC CHARACTERISTICS
Symbol
74ACT
74ACT
T
A
=
V
(V)
CC
T
= +25°C
−40°C to
+85°C
Parameter
Unit
Conditions
A
Typ
Guaranteed Limits
V
V
V
4.5
5.5
1.5
1.5
2.0
2.0
2.0
2.0
V
= 0.1 V
OUT
Minimum High Level
Input Voltage
IH
V
V
V
or V − 0.1 V
CC
4.5
5.5
1.5
1.5
0.8
0.8
0.8
0.8
V
= 0.1 V
OUT
Maximum Low Level
Input Voltage
IL
or V − 0.1 V
CC
4.5
5.5
4.49
5.49
4.4
5.4
4.4
5.4
I
= −50 μA
OUT
Minimum High Level
Output Voltage
OH
*V = V or V
IH
IN
IL
4.5
5.5
−
−
3.86
4.86
3.76
4.76
V
V
V
−24 mA
−24 mA
I
I
OH
V
4.5
5.5
0.001
0.001
0.1
0.1
0.1
0.1
= 50 μA
OUT
Maximum Low Level
Output Voltage
OL
*V = V or V
IN
IL
IH
4.5
5.5
−
−
0.36
0.36
0.44
0.44
24 mA
24 mA
I
OL
I
Maximum Input
Leakage Current
IN
5.5
5.5
−
−
±0.1
±0.6
±1.0
±6.0
μA
μA
V = V , GND
I CC
I
Maximum 3-State
Current
V (OE) = V , V
I IL IH
OZT
V = V , GND
I
O
CC
V
= V , GND
CC
ΔI
Additional Max. I /Input
5.5
5.5
5.5
0.6
−
−
−
−
1.5
75
mA
mA
mA
V = V − 2.1 V
CCT
CC
I
CC
I
V
V
= 1.65 V Max
†Minimum Dynamic
Output Current
OLD
OLD
OHD
I
I
−
−75
= 3.85 V Min
OHD
CC
Maximum Quiescent
Supply Current
5.5
−
8.0
80
μA
V
= V or GND
IN CC
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
http://onsemi.com
6
MC74AC299, MC74ACT299
AC CHARACTERISTICS (For Figures and Waveforms − See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74ACT
74ACT
T
= −40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
C
Symbol
Parameter
Unit
L
= 50 pF
L
Min
Typ
Max
Min
Max
Maximum Input
Frequency
f
t
t
t
t
t
t
t
t
t
t
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
120
−
−
110
−
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3−3
3−6
3−6
3−6
3−6
3−6
3−6
3−7
3−8
3−7
3−8
max
Propagation Delay
4.0
4.0
4.5
5.0
4.0
4.0
2.5
2.0
2.0
2.5
−
−
−
−
−
−
−
−
−
−
12.5
13.5
12.5
15
3.0
3.5
4.5
4.5
4.0
3.5
1.5
1.5
2.0
2.0
14
PLH
PHL
PLH
PHL
PHL
PHL
PZH
PZL
PHZ
PLZ
CP to Q
Q
0 or
7
Propagation Delay
CP to Q
15
Q
0 or
7
Propagation Delay
CP to I/O
13.5
16.5
18
n
Propagation Delay
CP to I/O
n
Propagation Delay
MR to Q
15
Q
0 or
7
Propagation Delay
MR to I/O
14.5
12
17.5
13
n
Output Enable Time
OE to I/O
n
Output Enable Time
OE to I/O
12
13.5
13.5
12.5
n
Output Disable Time
OE to I/O
12.5
11.5
n
Output Disable Time
OE to I/O
n
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
http://onsemi.com
7
MC74AC299, MC74ACT299
AC OPERATING REQUIREMENTS
74ACT
74ACT
= −40°C
T
A
T
C
= +25°C
V
(V)
*
Fig.
No.
A
CC
to +85°C
= 50 pF
Symbol
Parameter
Unit
= 50 pF
L
C
L
Typ
Guaranteed Minimum
Setup Time, HIGH or LOW
S or S to CP
t
t
t
t
t
t
t
t
t
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
−
5.0
1.0
4.0
1.0
4.5
1.0
4.0
3.5
1.5
5.5
1.0
4.5
1.0
5.0
1.0
4.5
3.5
1.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
3−9
3−9
3−9
3−9
3−6
3−6
3−9
3−9
3−9
s
0
1
Hold Time, HIGH or LOW
S or S to CP
−
−
−
−
−
−
−
−
h
s
0
1
Setup Time, HIGH or LOW
I/O to CP
n
Hold Time, HIGH or LOW
h
s
I/O to CP
n
Setup Time, HIGH or LOW
DS or DS to CP
0
7
Hold Time, HIGH or LOW
DS or DS to CP
h
w
w
0
7
CP Pulse Width
HIGH or LOW
MR Pulse Width, LOW
Recovery Time
MR to CP
rec
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
CAPACITANCE
Symbol
Value
Typ
Parameter
Unit
Test Conditions
C
C
Input Capacitance
Power Dissipation Capacitance
4.5
pF
pF
V
V
= 5.0 V
= 5.0 V
IN
CC
CC
170
PD
http://onsemi.com
8
MC74AC299, MC74ACT299
MARKING DIAGRAMS
PDIP−20
SO−20
AC299
AWLYYWW
MC74AC299N
AWLYYWW
ACT299
AWLYYWW
MC74ACT299N
AWLYYWW
A
= Assembly Location
WL, L = Wafer Lot
YY, Y
= Year
WW, W = Work Week
http://onsemi.com
9
MC74AC299, MC74ACT299
PACKAGE DIMENSIONS
PDIP−20
N SUFFIX
20 PIN PLASTIC DIP PACKAGE
CASE 738−03
ISSUE E
−A−
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
20
1
11
10
B
4. DIMENSION B DOES NOT INCLUDE MOLD
FLASH.
L
C
INCHES
DIM MIN MAX
1.070 25.66
MILLIMETERS
MIN
MAX
27.17
6.60
4.57
0.55
A
B
C
D
E
F
1.010
0.240
0.150
0.015
0.260
0.180
0.022
6.10
3.81
0.39
−T−
SEATING
PLANE
K
0.050 BSC
1.27 BSC
M
0.050
0.070
1.27
1.77
N
E
G
J
0.100 BSC
2.54 BSC
0.008
0.110
0.015
0.140
0.21
2.80
0.38
3.55
G
F
K
L
J 20 PL
0.300 BSC
7.62 BSC
D 20 PL
M
M
B
0.25 (0.010)
T
M
N
0
0.020
15
_
0.040
0
_
0.51
15
_
1.01
_
M
M
0.25 (0.010)
T
A
SO−20
DW SUFFIX
20 PIN PLASTIC SOIC PACKAGE
CASE 751D−05
ISSUE F
D
A
q
NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES
PER ASME Y14.5M, 1994.
20
11
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
PROTRUSION.
E
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE PROTRUSION SHALL
BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
MAXIMUM MATERIAL CONDITION.
1
10
MILLIMETERS
DIM MIN
MAX
2.65
0.25
0.49
0.32
12.95
7.60
B
A
A1
B
C
D
E
2.35
0.10
0.35
0.23
12.65
7.40
20X B
M
S
S
B
T
0.25
A
e
1.27 BSC
A
H
h
10.05
0.25
0.50
0
10.55
0.75
0.90
7
L
SEATING
PLANE
q
_
_
18X e
A1
C
T
http://onsemi.com
10
MC74AC299, MC74ACT299
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
MC74AC299/D
相关型号：
MC74AC299DWC
Parallel In Parallel Out, AC Series, 8-Bit, Bidirectional, True Output, CMOS, PDSO20, PLASTIC, SOIC-20
MOTOROLA
MC74AC299DWCR2
AC SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, PLASTIC, SOIC-20
MOTOROLA
MC74AC299NC
AC SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP20, PLASTIC, DIP-20
MOTOROLA
MC74AC323
8-INPUT UNIVERSAL SHIFT/ STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS
ONSEMI
MC74AC323DW
8-INPUT UNIVERSAL SHIFT/ STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS
MOTOROLA
MC74AC323DWC
Parallel In Parallel Out, AC Series, 8-Bit, Bidirectional, True Output, CMOS, PDSO20, PLASTIC, SOIC-20
MOTOROLA
MC74AC323DWCR2
AC SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, PLASTIC, SOIC-20
MOTOROLA
©2020 ICPDF网 联系我们和版权申明