NL27WZ17DBVT1G [ONSEMI]

双非反相缓冲器,带施密特触发器输入;
NL27WZ17DBVT1G
型号: NL27WZ17DBVT1G
厂家: ONSEMI    ONSEMI
描述:

双非反相缓冲器,带施密特触发器输入

栅 触发器 栅极
文件: 总6页 (文件大小:54K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
NL27WZ17  
Dual Non−Inverting Schmitt  
Trigger Buffer  
The NL27WZ17 is a high performance dual buffer operating from a  
1.65 to 5.5 V supply. At V = 3.0 V, high impedance TTL compatible  
CC  
inputs significantly reduce current loading to input drivers while the TTL  
compatible outputs offer improved switching noise performance.  
http://onsemi.com  
Features  
Extremely High Speed: t 2.0 ns (typical) at V = 5.0 V  
PD  
CC  
Designed for 1.65 V to 5.5 V V Operation  
Overvoltage Tolerant Inputs  
SC−88/SOT−363/SC−70  
DF SUFFIX  
CC  
CASE 419B  
LVTTL Compatible − Interface Capability with 5.0 V TTL Logic  
with V = 3.0 V (2.7−3.3)  
CC  
LVCMOS Compatible  
MARKING DIAGRAM  
24 mA Balanced Output Sink and Source Capability at V = 3.0 V  
CC  
Near Zero Static Supply Current Substantially Reduces System  
Power Requirements  
MXd  
Chip Complexity: FET = 72; Equivalent Gate = 18  
Pb−Free Package is Available  
Pin 1  
d = Date Code  
6
5
4
OUT Y1  
1
2
IN A1  
GND  
V
CC  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
3
OUT Y2  
IN A2  
Figure 1. Pinout (Top View)  
1
1
IN A1  
OUT Y1  
OUT Y2  
IN A2  
Figure 2. Logic Symbol  
PIN ASSIGNMENT  
FUNCTION TABLE  
1
2
3
4
IN A1  
GND  
A Input  
Y Output  
L
L
IN A2  
OUT Y2  
H
H
5
6
V
CC  
OUT Y1  
Semiconductor Components Industries, LLC, 2004  
1
Publication Order Number:  
March, 2004 − Rev. 4  
NL27WZ17/D  
NL27WZ17  
MAXIMUM RATINGS  
Symbol  
Characteristics  
Value  
Unit  
V
V
V
V
DC Supply Voltage  
*0.5 to )7.0  
CC  
I
DC Input Voltage  
*0.5 V )7.0  
V
I
DC Output Voltage  
Output in Z or LOW State (Note 1)  
V < GND  
*0.5 V 7.0  
V
O
O
I
I
I
I
I
DC Input Diode Current  
*50  
*50  
mA  
mA  
mA  
mA  
mA  
°C  
IK  
I
DC Output Diode Current  
DC Output Sink Current  
V < GND  
O
OK  
O
$50  
DC Supply Current per Supply Pin  
DC Ground Current per Ground Pin  
Storage Temperature Range  
Power Dissipation in Still Air  
Thermal Resistance  
$100  
$100  
*65 to )150  
200  
CC  
GND  
T
STG  
P
mW  
°C/W  
°C  
D
q
333  
JA  
T
T
Lead Temperature, 1 mm from case for 10 s  
Junction Temperature under Bias  
ESD Withstand Voltage  
260  
L
J
)150  
°C  
V
Human Body Model (Note 2)  
Machine Model (Note 3)  
> 2000  
150  
V
ESD  
Charged Device Model (Note 4)  
N/A  
I
Latch−Up Performance  
Above V and Below GND at 85°C (Note 5)  
$500  
mA  
Latch−  
CC  
Up  
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit  
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,  
damage may occur and reliability may be affected.  
1. I absolute maximum rating must be observed.  
O
2. Tested to EIA/JESD22−A114−A  
3. Tested to EIA/JESD22−A115−A  
4. Tested to JESD22−C101−A  
5. Tested to EIA/JESD78  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Min  
Max  
Unit  
V
CC  
Supply Voltage  
Operating  
Data Retention Only  
1.65  
1.5  
5.5  
5.5  
V
V
V
Input Voltage  
0
0
5.5  
5.5  
V
V
I
Output Voltage  
(High or LOW State)  
O
T
Operating Free−Air Temperature  
Input Transition Rise or Fall Rate  
*40  
)85  
°C  
A
Dt/DV  
V
CC  
V
CC  
V
CC  
= 2.5 V $0.2 V  
= 3.0 V $0.3 V  
= 5.0 V $0.5 V  
0
0
0
No Limit  
No Limit  
No Limit  
ns/V  
http://onsemi.com  
2
 
NL27WZ17  
DC ELECTRICAL CHARACTERISTICS  
T
A
= 255C  
Typ  
*405C v T v 855C  
A
V
(V)  
CC  
Min  
Max  
Min  
Max  
Symbol  
V )  
Parameter  
Positive Input  
Condition  
Unit  
1.65  
2.3  
2.7  
3.0  
4.5  
5.5  
0.6  
1.0  
1.2  
1.3  
1.9  
2.2  
1.0  
1.5  
1.7  
1.9  
2.7  
3.3  
1.4  
1.8  
2.0  
2.2  
3.1  
3.6  
0.6  
1.0  
1.2  
1.3  
1.9  
2.2  
1.4  
1.8  
2.0  
2.2  
3.1  
3.6  
V
T
Threshold Voltage  
V *  
Negative Input  
Threshold Voltage  
1.65  
2.3  
2.7  
3.0  
4.5  
5.5  
0.2  
0.4  
0.5  
0.6  
1.0  
1.2  
0.5  
0.75  
0.87  
1.0  
1.5  
1.9  
0.8  
1.15  
1.4  
1.5  
2.0  
2.3  
0.2  
0.4  
0.5  
0.6  
1.0  
1.2  
0.8  
1.15  
1.4  
1.5  
2.0  
2.3  
V
V
V
T
V
H
Input Hysteresis  
Voltage  
1.65  
2.3  
2.7  
3.0  
4.5  
5.5  
0.1  
0.25  
0.3  
0.4  
0.6  
0.7  
0.48  
0.75  
0.83  
0.93  
1.2  
0.9  
1.1  
1.15  
1.2  
1.5  
1.7  
0.1  
1.25  
0.3  
0.4  
0.6  
0.7  
0.9  
1.1  
1.15  
1.2  
1.5  
1.7  
1.4  
V
OH  
High−Level Output  
Voltage  
I
I
I
I
I
I
I
= −100 mA  
1.65−5.5  
1.65  
2.3  
2.7  
3.0  
3.0  
4.5  
V
CC  
V
CC  
V
CC  
OH  
OH  
OH  
OH  
OH  
OH  
OH  
= −3.0 mA  
= *8.0 mA  
= *12 mA  
= *16 mA  
= *24 mA  
= *32 mA  
*0.1  
1.29  
1.9  
2.2  
2.4  
1.52  
2.1  
2.4  
2.7  
2.5  
4.0  
*0.1  
1.29  
1.9  
2.2  
2.4  
V
IN  
= V or V  
IH IL  
2.3  
2.3  
3.8  
3.8  
V
OL  
Low−Level Output  
Voltage  
I
OL  
I
OL  
I
OL  
I
OL  
I
OL  
I
OL  
I
OL  
= 100 mA  
= 4.0 mA  
= 8.0 mA  
= 12 mA  
= 16 mA  
= 24 mA  
= 32 mA  
1.65−5.5  
1.65  
2.3  
2.7  
3.0  
3.0  
4.5  
0.1  
0.24  
0.3  
0.4  
0.4  
0.55  
0.55  
0.1  
0.24  
0.3  
0.4  
0.4  
0.55  
0.55  
V
0.08  
0.2  
0.22  
0.28  
0.38  
0.42  
V
IN  
= V or V  
IH IL  
I
I
Input Leakage Current  
V
V
= V or GND  
0 to 5.5  
0
$0.1  
$1.0  
mA  
mA  
IN  
IN  
CC  
Power Off−Output  
Leakage Current  
= 5.5 V  
1.0  
10  
OFF  
OUT  
I
Quiescent Supply  
Current  
V
IN  
= V or GND  
5.5  
1.0  
10  
mA  
CC  
CC  
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)  
r
f
T
A
= 255C  
*405C v T v 855C  
A
V
(V)  
CC  
Min  
Typ  
Max  
Min  
Max  
Symbol  
Parameter  
Condition  
R = 1.0 MW, C = 15 pF  
Unit  
t
t
Propagation Delay  
Input A to Y  
1.65  
1.8  
2.5 $ 0.2  
3.3 $ 0.3  
5.0 $ 0.5  
2.0  
2.0  
1.0  
1.0  
0.5  
9.1  
7.6  
5.0  
3.7  
3.1  
15  
12.5  
9.0  
6.3  
5.2  
2.0  
2.0  
1.0  
1.0  
0.5  
15.6  
13  
9.5  
6.5  
5.5  
ns  
PLH  
L
L
PHL  
R = 500 W, C = 50 pF  
3.3 $ 0.3  
5.0 $ 0.5  
1.5  
0.8  
4.4  
3.7  
7.2  
5.9  
1.5  
0.8  
7.5  
6.2  
L
L
CAPACITIVE CHARACTERISTICS  
Symbol  
Parameter  
Condition  
Typical  
Unit  
C
Input Capacitance  
V
= 5.5 V,  
7.0  
pF  
IN  
CC  
V = 0 V or V  
I
CC  
C
Power Dissipation  
Capacitance  
10 MHz, V = 3.3 V, V = 0 V  
9.0  
11  
pF  
PD  
CC  
I
or V 10 MHz, V = 5.5 V,  
CC  
CC  
V = 0 V or V  
I
CC  
http://onsemi.com  
3
NL27WZ17  
INPUT  
OUTPUT  
V
CC  
A or B  
50%  
GND  
R
C
L
L
t
t
PHL  
PLH  
Y
50% V  
CC  
A 1−MHz square input wave is recommended for  
propagation delay tests.  
Figure 3. Switching Waveforms  
Figure 4. Test Circuit  
4
3
2
1
(V ))  
T
V typ  
H
(V *)  
T
1.65  
1.8  
2.3  
2.7  
3
3.5 3.6  
V
CC  
, POWER SUPPLY VOLTAGE (VOLTS)  
V typ = (V ) typ) − (V * typ)  
H
T
T
Figure 5. Typical Input Threshold, VT), VT* versus Power Supply Voltage  
V
CC  
V
CC  
V
H
V
H
V )  
V )  
T
T
V
in  
V
in  
V *  
T
V *  
T
GND  
GND  
V
V
OH  
OL  
OH  
OL  
V
out  
V
out  
V
V
(a) A Schmitt−Trigger Squares Up Inputs With  
Slow Rise and Fall Times  
(b) A Schmitt−Trigger Offers Maximum Noise Immunity  
Figure 6. Typical Schmitt−Trigger Applications  
http://onsemi.com  
4
NL27WZ17  
ORDERING INFORMATION  
Device Nomenclature  
Logic  
No. of  
Temp  
Device  
Function  
Package  
Suffix  
Circuit  
Indicator  
Gates per  
Package  
Range  
Identifier  
Device  
NL27WZ17DFT2  
NL27WZ17DFT2G  
Technology  
WZ  
Package  
SC−88  
SC−88  
Shipping  
NL  
NL  
2
2
7
7
17  
17  
DFT2  
DFT2  
3000 / Tape & Reel  
3000 / Tape & Reel  
WZ  
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging  
Specifications Brochure, BRD8011/D.  
http://onsemi.com  
5
NL27WZ17  
PACKAGE DIMENSIONS  
SC−88/SOT−363/SC−70  
DF SUFFIX  
CASE 419B−02  
ISSUE 02U  
NOTES:  
A
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. 419B−01 OBSOLETE, NEW STANDARD 419B−02.  
G
INCHES  
DIM MIN MAX  
MILLIMETERS  
MIN  
1.80  
1.15  
0.80  
0.10  
MAX  
2.20  
1.35  
1.10  
0.30  
6
1
5
4
3
A
B
C
D
G
H
J
K
N
S
0.071 0.087  
0.045 0.053  
0.031 0.043  
0.004 0.012  
0.026 BSC  
−−− 0.004  
0.004 0.010  
0.004 0.012  
0.008 REF  
S
−B−  
2
0.65 BSC  
−−−  
0.10  
0.10  
0.10  
0.25  
0.30  
D 6 PL  
0.20 REF  
0.079 0.087  
2.00  
2.20  
M
M
B
0.2 (0.008)  
N
J
C
H
K
SOLDERING FOOTPRINT*  
0.50  
0.0197  
0.65  
0.025  
0.65  
0.025  
0.40  
0.0157  
1.9  
0.0748  
mm  
inches  
ǒ
Ǔ
SCALE 20:1  
SC−88/SC70−6/SOT363  
*For additional information on our Pb−Free strategy and soldering  
details, please download the ON Semiconductor Soldering and  
Mounting Techniques Reference Manual, SOLDERRM/D.  
ON Semiconductor and  
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice  
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability  
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.  
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All  
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights  
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications  
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should  
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,  
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death  
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal  
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.  
PUBLICATION ORDERING INFORMATION  
LITERATURE FULFILLMENT:  
N. American Technical Support: 800−282−9855 Toll Free  
USA/Canada  
ON Semiconductor Website: http://onsemi.com  
Order Literature: http://www.onsemi.com/litorder  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada  
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada  
Email: orderlit@onsemi.com  
Japan: ON Semiconductor, Japan Customer Focus Center  
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051  
Phone: 81−3−5773−3850  
For additional information, please contact your  
local Sales Representative.  
NL27WZ17/D  

相关型号:

NL27WZ17DFT2

Dual Non-Inverting Schmitt Trigger Buffer
ONSEMI

NL27WZ17DFT2G

Dual Non-Inverting Schmitt Trigger Buffer
ONSEMI

NL27WZ17DFT2G-L22348

Dual Non-Inverting Buffer withSchmitt Trigger Input
ONSEMI

NL27WZ17MU1TCG

双非反相缓冲器,带施密特触发器输入
ONSEMI

NL27WZ17MU3TCG

双非反相缓冲器,带施密特触发器输入
ONSEMI

NL27WZ17_04

Dual Non-Inverting Schmitt Trigger Buffer
ONSEMI

NL27WZ17_12

Dual Non-Inverting Schmitt Trigger Buffer
ONSEMI

NL27WZ32

Dual 2-Input OR Gate
ONSEMI

NL27WZ32/D

Dual 2-Input OR Gate
ETC
ONSEMI

NL27WZ32MU1TCG

Dual 2-Input OR Gate
ONSEMI
ONSEMI