TNY377PN [POWERINT]
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power Performance; 高能效，离线式开关采用增强的峰值功率性能
| 型号： | TNY377PN |
| 厂家： | 
Power Integrations |
| 描述： | Energy-Efficient, Off-Line Switcher With Enhanced Peak Power Performance |
| 文件： | 总20页 (文件大小：1078K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TNY375-380
®
TinySwitch-PK Family
Energy-Efficient, Off-Line Switcher With
Enhanced Peak Power Performance
Product Highlights
Lowest System Cost with Enhanced Flexibility
• Simple ON/OFF control, no loop compensation needed
• Unique Peak Mode feature extends power range without
increasing transformer size
+
AC
IN
DC
OUT
• Maximum frequency and current limit boosted at peak loads
• Selectable current limit through BP/M capacitor value
• Higher current limit extends maximum power in open frame
• Lower current limit improves efficiency in enclosed adapters
• Allows optimum TinySwitch-PK choice by swapping devices
with no other circuit redesign
D
S
EN/UV
BP/M
TinySwitch-PK
• Tight I2f parameter tolerance reduces system cost
• Maximizes MOSFET and magnetics power delivery
• ON time extension – typically extends low line regulation range/
hold-up time to reduce input bulk capacitance
PI-4266-010906
Figure 1. Typical Peak Power Application.
• Self-biased: no bias winding required for TNY371-376; winding
required for TNY377-380
• Frequency jittering reduces EMI filter costs
Output Power Table
• Optimized pin out eases pcb/external heatsinking
• Quiet source-connected heatsink pins for low EMI
230 VAC ꢀ15
81-261 VAC
Product3
Open
Open
Adapter1
Peak Adapter1
Peak
Frame2
ꢀ1 W
Frame2
Enhanced Safety and Reliability Features
• Accurate hysteretic thermal shutdown with automatic recovery
provides complete system level overload protection and
eliminates need for manual reset
• Auto-restart delivers <35 maximum power in short circuit and
open loop fault conditions
• Output overvoltage shutdown with optional Zener
• Line undervoltage detect threshold set using a single resistor
• Very low component count enhances reliability and enables
single sided printed circuit board layout
• High bandwidth provides fast turn on with no overshoot and
excellent transient load response
TNY375PN
TNY376PN
TNY377PN
TNY378PN
TNY379PN
TNY380PN
8.1 W
ꢀ0 W
ꢀ3 W
ꢀ6 W
ꢀ8 W
20 W
ꢀ6.1 W
22 W
28 W
34 W
39 W
41 W
6 W
7 W
ꢀꢀ.1 W ꢀ2.1 W
ꢀ9 W
ꢀ1 W
ꢀ8 W
ꢀ7 W
23 W
27 W
3ꢀ W
31 W
23.1 W
28 W
8 W
ꢀ0 W
ꢀ2 W
ꢀ4 W
2ꢀ.1 W
21 W
32 W
36.1 W
28.1 W
Table 1. Output Power Table.
Notes:
ꢀ. Minimum continuous power in a typical non-ventilated enclosed adapter
measured at +10 °C ambient. Use of an external heatsink will increase power
capability.
2. Minimum continuous power in an open frame design (see Key Applications
Considerations).
• Extended creepage between DRAIN and all other pins improves
field reliability
3. Packages: P: DIP-8C. Lead free only. See Part Ordering Information.
EcoSmart®– Extremely Energy Efficient
• Easily meets all global energy efficiency regulations
• No-load <ꢀ70 mW at 261 VAC without bias winding, <60 mW
with bias winding
Description
• ON/OFF control provides constant efficiency down to very light
loads – ideal for mandatory CEC efficiency regulations and ꢀ W
PC standby requirements
TinySwitch-PK incorporates a 700 V MOSFET, oscillator, high-
voltage switched current source, current limit (user selectable),
and thermal shutdown circuitry. A unique peak mode feature
boosts current limit and frequency for peak load conditions. The
boosted current limit provides the peak output power while the
increased peak mode frequency ensures the transformer can be
sized for continuous load conditions rather than peak power
demands.
Applications
• Applications with high peak-to-continuous power demands –
DVDs, PVRs, active speakers (e.g. PC audio), audio amplifiers,
modems, photo printers
• Applications with high power demands at startup (large output
capacitance or motor loads) - PC standby, low voltage motor
drives
www.powerint.com
May 2007
TNY375-380
BYPASS/
MULTI-FUNCTION
(BP/M)
DRAIN
(D)
REGULATOR
5.85 V
LINE UNDER-VOLTAGE
115 mA
25 mA
FAULT
PRESENT
BYPASS PIN
UNDER-VOLTAGE
+
-
AUTO-
RESTART
COUNTER
BYPASS
CAPACITOR
SELECT AND
CURRENT
LIMIT STATE
MACHINE
5.85 V
4.9 V
VILIMIT
RESET
CURRENT LIMIT
COMPARATOR
-
ENABLE
1.0 V + VT
1.0 V
+
JITTER 2X
CLOCK
THERMAL
SHUTDOWN
DC
MAX
OSCILLATOR
S
R
Q
Q
ENABLE/
UNDER-
VOLTAGE
(EN/UV)
6.4 V
LEADING
EDGE
BLANKING
OVP
LATCH
RESET
SOURCE
(S)
PI-4550-121406
Figure 2
Functional Block Diagram.
Pin Functional Description
DRAIN (D) Pin:
P Package (DIP-8C)
This pin is the power MOSFET drain connection. It provides
internal operating current for both start-up and steady-state
operation.
EN/UV
BP/M
S
S
1
2
8
7
BYPASS/MULTI-FUNCTION (BP/M) Pin:
This pin has multiple functions:
ꢀ. It is the connection point for an external bypass capacitor for
the internally generated 1.81 V supply.
6
5
S
S
4
D
2. It is a mode selector for the current limit value, depending on
the value of the capacitance added. Use of a 0.ꢀ mF
capacitor results in the standard current limit value. Use of a
ꢀ mF capacitor results in the current limit being reduced to
that of the next smaller device size. Use of a ꢀ0 mF capacitor
results in the current limit being increased to that of the next
larger device.
PI-4348-032806
Figure 3. Pin Configuration.
3. It provides a shutdown function. When the current into the
bypass pin exceeds 7 mA, the device latches off until the
BP/M voltage drops below 4.9 V, during a power down or
when a line undervoltage is detected. This can be used to
provide an output overvoltage function with a Zener diode
connected from the BP/M pin to a bias winding supply.
ENABLE/UNDERVOLTAGE (EN/UV) Pin:
This pin has dual functions: enable input and line undervoltage
sense. During normal operation, switching of the power
MOSFET is controlled by this pin. MOSFET switching is
terminated when a current greater than a threshold current is
drawn from this pin. Switching resumes when the current being
2
Rev. A 05/07
www.powerint.com
TNY375-380
pulled from the pin drops to less than a threshold current. A
modulation of the threshold current reduces group pulsing.
The threshold current is between 71 mA and ꢀꢀ1 mA.
the frequency jitter is set to ꢀ kHz to optimize EMI reduction for
both average and quasi-peak emissions. The frequency jitter
should be measured with the oscilloscope triggered at the
falling edge of the DRAIN waveform. The waveform in Figure 4
illustrates the frequency jitter with an oscillator frequency of
264 kHz.
The EN/UV pin also senses line undervoltage conditions
through an external resistor connected to the DC line voltage.
If there is no external resistor connected to this pin,
TinySwitch-PK detects its absence and disables the line under-
voltage function.
Enable Input and Current Limit State Machine
The enable input circuit at the EN/UV pin consists of a low
impedance source follower output set at ꢀ.2 V. The current
through the source follower is limited to ꢀꢀ1 mA. When the
current out of this pin exceeds the threshold current, a low logic
level (disable) is generated at the output of the enable circuit
until the current out of this pin is reduced to less than the
threshold current. This enable circuit output is sampled at the
beginning of each cycle on the rising edge of the clock signal.
If high, the power MOSFET is turned on for that cycle (enabled).
If low, the power MOSFET remains off (disabled). Since the
sampling is done only at the beginning of each cycle,
subsequent changes in the EN/UV pin voltage or current during
the remainder of the cycle are ignored. When a cycle is
disabled, the EN/UV pin is sampled at 264 kHz. This faster
sampling enables the power supply to respond faster without
being required to wait for completion of the full period.
SOURCE (S) Pin:
This pin is internally connected to the output MOSFET source
for high voltage power return and control circuit common.
TinySwitch-PK Functional Description
TinySwitch-PK combines a high voltage power MOSFET switch
with a power supply controller in one device. Unlike
conventional PWM (pulse width modulator) controllers, it uses a
simple ON/OFF control to regulate the output voltage.
The controller consists of an oscillator, enable circuit (sense and
logic), current limit state machine, 1.81 V regulator, BYPASS/
MULTI-FUNCTION pin undervoltage, overvoltage circuit, and
current limit selection circuitry, over-temperature protection,
current limit circuit, leading edge blanking, and a 700 V power
MOSFET. TinySwitch-PK incorporates additional circuitry for
line undervoltage sense, auto-restart, adaptive switching cycle
on-time extension, and frequency jitter. Figure 2 shows the
functional block diagram with the most important features.
The current limit state machine reduces the current limit by
discrete amounts at light loads when TinySwitch-PK is likely to
switch in the audible frequency range. The lower current limit
raises the effective switching frequency above the audio range
and reduces the transformer flux density, including the
associated audible noise. The state machine monitors the
sequence of enable events to determine the load condition and
adjusts the current limit level accordingly in discrete amounts.
Oscillator
The typical oscillator frequency is internally set to an average of
264 kHz (at the highest current limit level). Two signals are
generated from the oscillator: the maximum duty cycle signal
(DCMAX) and the clock signal that indicates the beginning of
each cycle.
Under most operating conditions (except when close to no-
load), the low impedance of the source follower keeps the
voltage on the EN/UV pin from going much below ꢀ.2 V in the
disabled state. This improves the response time of the
optocoupler that is usually connected to this pin.
The oscillator incorporates circuitry that introduces a small
amount of frequency jitter, typically ±35 of the oscillator
frequency, to minimize EMI emission. The modulation rate of
5.85 V Regulator and 6.4 V Shunt Voltage Clamp
The 1.81 V regulator charges the bypass capacitor connected
to the BYPASS pin to 1.81 V by drawing a current from the
voltage on the DRAIN pin whenever the MOSFET is off. The
BYPASS/MULTI-FUNCTION pin is the internal supply voltage
node. When the MOSFET is on, the device operates from the
energy stored in the bypass capacitor. Extremely low power
consumption of the internal circuitry allows the TNY371 and
TNY376 to operate continuously from current taken from the
DRAIN pin. A bypass capacitor value of 0.ꢀ mF is sufficient for
both high frequency decoupling and energy storage.
600
500
VDRAIN
400
300
200
100
In addition, there is a 6.4 V shunt regulator clamping the
BYPASS/MULTI-FUNCTION pin at 6.4 V when current is
provided to the BYPASS/MULTI-FUNCTION pin through an
external resistor. This facilitates powering of TinySwitch-PK
externally through a bias winding as required for TNY377-380.
Powering the TinySwitch-PK externally in this way also
decreases the no-load consumption to below 60 mW.
0
272 kHz
256 kHz
0
2.5
5
Time (µs)
Figure 4. Frequency Jitter.
3
www.powerint.com
Rev. A 05/07
TNY375-380
BYPASS/MULTI-FUNCTION Pin Undervoltage
auto-restart alternately enables and disables the switching of
the power MOSFET until the fault condition is removed.
Figure 1 illustrates auto-restart circuit operation in the presence
of an output short circuit.
The BYPASS/MULTI-FUNCTION pin undervoltage circuitry
disables the power MOSFET when the BYPASS/MULTI-
FUNCTION pin voltage drops below 4.9 V in steady state
operation. Once the BYPASS/MULTI-FUNCTION pin voltage
drops below 4.9 V in steady state operation, it must rise back to
1.81 V to enable (turn-on) the power MOSFET.
In the event of a line undervoltage condition, the switching of
the power MOSFET is disabled beyond its normal ꢀ second
until the line undervoltage condition ends.
Over Temperature Protection
The thermal shutdown circuitry senses the die temperature.
The threshold is typically set at ꢀ42 °C with 71 °C hysteresis.
When the die temperature rises above this threshold, the power
MOSFET is disabled and remains disabled, until the die
temperature falls by 71 °C, at which point it is re-enabled. A
large hysteresis of 71 °C (typical) is provided to prevent
overheating of the PC board due to a continuous fault condition.
Adaptive Switching Cycle On-Time Extension
Adaptive switching cycle on-time extension keeps the cycle on
until current limit is reached, instead of prematurely terminating
after the DCMAX signal goes low. This feature reduces the
minimum input voltage required to maintain regulation, typically
extending hold-up time and minimizing the size of bulk
capacitor required. The on-time extension is disabled during
the startup of the power supply, and after auto-restart, until the
power supply output reaches regulation.
Current Limit
The current limit circuit senses the current in the power
MOSFET. When this current exceeds the internal threshold
(ILIMIT), the power MOSFET is turned off for the remainder of that
cycle. The current limit state machine reduces the current limit
threshold by discrete amounts under medium and light loads.
Line Undervoltage Sense Circuit
The DC line voltage can be monitored by connecting an
external resistor from the DC line to the EN/UV pin. During
power-up or when the switching of the power MOSFET is
disabled in auto-restart, the current into the EN/UV pin must
exceed 21 mA to initiate switching of the power MOSFET.
During power-up, this is accomplished by holding the BYPASS/
MULTI-FUNCTION pin to 4.9 V while the line undervoltage
condition exists. The BYPASS/MULTI-FUNCTION pin then rises
from 4.9 V to 1.81 V when the line undervoltage condition goes
away. Once MOSFET switching is enabled, the DC line voltage
is ignored unless the power supply enters auto-restart mode in
the event of a fault condition. When the switching of the power
MOSFET is disabled in auto-restart mode and a line
The leading edge blanking circuit inhibits the current limit
comparator for a short time (tLEB) after the power MOSFET is
turned on. This leading edge blanking time has been set so
that current spikes caused by typical capacitance and
secondary-side rectifier reverse recovery time will not cause
premature termination of the switching pulse.
Auto-Restart
In the event of a fault condition such as output overload, output
short circuit, or an open loop condition, TinySwitch-PK enters
into auto-restart operation. An internal counter clocked by the
oscillator is reset every time the EN/UV pin is pulled low. If the
EN/UV pin is not pulled low for 8ꢀ92 switching cycles
(or 32 ms), the power MOSFET switching is normally disabled
for ꢀ second (except in the case of line undervoltage condition,
in which case it is disabled until the condition is removed). The
undervoltage condition exists, the auto-restart counter is
stopped. This stretches the disable time beyond its normal
ꢀ second until the line undervoltage condition ends.
The line undervoltage circuit also detects when there is no
external resistor connected to the EN/UV pin (less than ~ꢀ mA
into the pin). In this case the line undervoltage function is
disabled.
TinySwitch-PK Operation
300
TinySwitch-PK devices operate in the current limit mode.
When enabled, the oscillator turns the power MOSFET on at the
beginning of each cycle. The MOSFET is turned off when the
current ramps up to the current limit or when the DCMAX limit is
reached (applicable when On-Time Extension is disabled).
Since the highest current limit level and frequency of a
TinySwitch-PK design are constant, the power delivered to the
load is proportional to the primary inductance of the transformer
and peak primary current squared. Hence, designing the
supply involves calculating the primary inductance of the
transformer for the maximum output power required. If the
TinySwitch-PK is appropriately chosen for the power level, the
current in the calculated inductance will ramp up to current limit
before the DCMAX limit is reached.
200
100
0
10
5
0
1000
2000
0
Time (ms)
Figure 5. Auto-Restart Operation.
ꢀ
Rev. A 05/07
www.powerint.com
TNY375-380
The EN/UV pin signal is generated on the secondary by
comparing the power supply output voltage with a reference
voltage. The EN/UV pin signal is high when the power supply
output voltage is less than the reference voltage.
V
EN
In a typical implementation, the EN/UV pin is driven by an
optocoupler. The collector of the optocoupler transistor is
connected to the EN/UV pin, and the emitter is connected to
the SOURCE pin. The optocoupler LED is connected in series
with a Zener diode across the DC output voltage to be
regulated. When the output voltage exceeds the target
regulation voltage level (optocoupler LED voltage drop plus
Zener voltage), the optocoupler LED will start to conduct,
pulling the EN/UV pin low. The Zener diode can be replaced by
a TL43ꢀ reference circuit for improved accuracy.
CLOCK
DC
MAX
I
DRAIN
ON/OFF Operation with Current Limit State Machine
The internal clock of the TinySwitch-PK runs at all times. At the
beginning of each clock cycle, it samples the EN/UV pin to
decide whether or not to implement a switch cycle, and based
on the sequence of samples over multiple cycles, it determines
the appropriate current limit. At high loads, the state machine
sets the current limit to its highest value. With TinySwitch-PK,
when the state machine sets the current limit to its highest
value, the oscillator frequency is also doubled, providing the
unique peak mode operation. At lighter loads, the state
machine sets the current limit to reduced values. At these lower
current limit levels, the oscillator frequency returns to the
standard value.
V
DRAIN
PI-2749-082305
Figure 6. Operation at Near Maximum Loading (fOSC 264 kHz).
V
EN
At near maximum load, TinySwitch-PK will conduct during
nearly all of its clock cycles (Figure 6). At slightly lower load, it
will “skip” additional cycles in order to maintain voltage
regulation at the power supply output (Figure 7). At medium
loads, more cycles will be skipped, the current limit will be
CLOCK
DC
MAX
I
DRAIN
V
EN
CLOCK
V
DRAIN
DC
MAX
PI-2667-082305
I
DRAIN
Figure 7. Operation at Moderately Heavy Loading (fOSC 264 kHz).
Enable Function
TinySwitch-PK senses the EN/UV pin to determine whether or
not to proceed with the next switching cycle. The sequence of
cycles is used to determine the current limit. Once a cycle is
started, it always completes the cycle (even when the EN/UV
pin changes state halfway through the cycle). This operation
results in a power supply in which the output voltage ripple is
determined by the output capacitor, amount of energy per
switch cycle, and the delay of the feedback.
V
DRAIN
PI-4540-050407
Figure 8. Operation at Medium Loading (fOSC 132 kHz).
5
www.powerint.com
Rev. A 05/07
TNY375-380
200
100
V
V
DC-INPUT
EN
0
CLOCK
10
D
V
MAX
5
0
BYPASS
400
200
0
I
DRAIN
V
DRAIN
1
2
0
Time (ms)
V
Figure 11. Power-up Without Optional External UV Resistor Connected
to EN/UV Pin.
DRAIN
PI-4541-042507
200
Figure 9. Operation at Very Light Load (fOSC 132 kHz).
V
100
0
DC-INPUT
200
V
100
0
DC-INPUT
400
300
10
V
200
100
0
DRAIN
V
5
0
BYPASS
.5
1
400
200
0
0
Time (s)
Figure 12. Normal Power-down Timing (Without UV Resistor).
1
2
0
200
Time (ms)
Figure 10. Power-up With Optional External UV Resistor (4 MW) Connected
100
0
to EN/UV Pin.
400
300
200
100
0
2.5
5
0
Time (s)
Figure 13. Slow Power-down Timing With Optional External (4 MW) UV Resistor
Connected to EN/UV Pin.
6
Rev. A 05/07
www.powerint.com
TNY375-380
reduced, and the clock frequency is reduced to half that at the
highest current limit level (Figure 8). At very light loads, the
current limit will be reduced even further (Figure 9). Only a small
percentage of cycles will occur to satisfy the power consumption
of the power supply. The response time of the ON/OFF control
scheme is very fast compared to PWM control. This provides
tight regulation and excellent transient response.
With the TNY371 and TNY376, no bias winding is needed to
provide power to the chip because it draws the power directly
from the DRAIN pin (see Functional Description above). This
eliminates the cost of a bias winding and associated
components. For the TNY377-380 or for applications that
require very low no-load power consumption (10 mW), a resistor
from a bias winding to the BYPASS/MULTI-FUNCTION pin can
provide the power to the chip. The minimum recommended
current supplied is IS2 + IDIS. The BYPASS/MULTI-FUNCTION
pin in this case will be clamped at 6.4 V. This method will
eliminate the power draw from the DRAIN pin, thereby reducing
the no-load power consumption and improving full-load
efficiency.
Power Up/Down
The TinySwitch-PK requires only a 0.ꢀ mF capacitor on the
BYPASS/MULTI-FUNCTION pin to operate with standard
current limit. Because of its small size, the time to charge this
capacitor is kept to an absolute minimum, typically 0.6 ms. The
time to charge will vary in proportion to the BYPASS/MULTI-
FUNCTION pin capacitor value when selecting different current
limits. Due to the high bandwidth of the ON/OFF feedback,
there is no overshoot at the power supply output. When an
external resistor (4 MW) is connected from the power supply
positive DC input to the EN/UV pin, the power MOSFET
switching will be delayed during power-up until the DC line
voltage exceeds the threshold (ꢀ00 V). Figures ꢀ0 and ꢀꢀ show
the power-up timing waveform in applications with and without
an external resistor (4 MW) connected to the EN/UV pin.
Current Limit Operation
Each switching cycle is terminated when the DRAIN current
reaches the current limit of the device. Current limit operation
provides good line ripple rejection and relatively constant power
delivery independent of input voltage.
BYPASS/MULTI-FUNCTION Pin Capacitor
The BYPASS/MULTI-FUNCTION pin can use a ceramic
capacitor as small as 0.ꢀ mF for decoupling the internal power
supply of the device. A larger capacitor size can be used to
adjust the current limit. A ꢀ mF BP/M pin capacitor will select a
lower current limit equal to the standard current limit of the next
smaller device, and a ꢀ0 mF BP/M pin capacitor will select a
higher current limit equal to the standard current limit of the next
larger device. The TNY371 and TNY376 MOSFETs do not have
the capability to match the current limit of the next larger
devices in the family. The current limit is therefore increased to
the maximum capability of their respective MOSFETs. The
higher current limit level of the TNY380 is set to ꢀꢀ01 mA typical.
The smaller current limit of the TNY371 is set to 321 mA.
During power-down, when an external resistor is used, the
power MOSFET will switch for 32 ms after the output loses
regulation. The power MOSFET will then remain off without any
glitches since the undervoltage function prohibits restart when
the line voltage is low.
Figure ꢀ2 illustrates a typical power-down timing waveform.
Figure ꢀ3 illustrates a very slow power-down timing waveform,
as in standby applications. The external resistor (4 MW) is
connected to the EN/UV pin in this case to prevent unwanted
restarts.
7
www.powerint.com
Rev. A 05/07
TNY375-380
C5
330 pF
250 VAC
L2
D6
T1
EEL19
3.3 MH
UF4003
+12 V, 0.64 A
6
11
D1
FR106
N.C.
VR1
P6KE180A
R6
20 k7
1%
D2
D7
1N5819
L3
3.3 MH
F1
3.15 A
R1
FR106
L
L1
5 mH
100 7
+5.0 V, 0.6 A
+3.3 V, 0.6 A
C2
22 MF
400 V
1
C1
22 MF
400 V
C3
10 nF
1 kV
85-265
VAC
D8
SB340
L4
3.3 MH
7
N
4
3
R2
47 7
D3
1N4007
D4
1N4007
JP2
C6
C7
1000 MF
25 V
100 MF
25 V
C10
470 MF
10 V
8,9,10
12
D5
FR106
R4
C9
1000 MF
10 V
200 7
C5
220 MF
25 V
1/2 W
5
RTN
C8
470 MF
10 V
C11
C12
TinySwitch-PK
47 MF
220 MF
25 V
25 V
U1
TNY376P
D
-12 V, 0.03
U2B
EN/UV
BP
LTV817A
R3
1 7
R7
6.34 k7
1%
D9
UF4003
U2A
LTV817A
S
R5
1 k7
1/2 W
C4
10 MF
50 V
C14
100 nF
50 V
JP1
R9
3.3 k7
C13
10 MF
50 V
U3
L431
2%
R8
10 k7
1%
PI-4673-051107
Figure 14. TNY376P, Four Output, 7.5 W, 13 W Peak Universal Input Power Supply.
Applications Examples
The input filter circuit (Cꢀ, Lꢀ and C2) reduces conducted EMI.
To improve common mode EMI, this design makes use of
E-ShieldTM shielding techniques in the transformer, reducing
common mode displacement currents, and reducing EMI. These
techniques, combined with the frequency jitter of TNY376, give
excellent EMI performance, with this design achieving >ꢀ0 dBmV
of margin to EN11022 Class B conducted EMI limits.
The circuit shown in Figure ꢀ4 is a low cost universal AC input,
four-output flyback power supply utilizing a TNY376. The
continuous output power is 7.1 W with a peak of ꢀ3 W. The
output voltages are 3.3 V, 1 V, ꢀ2 V, and –ꢀ2 V.
The rectified and filtered input voltage is applied to the primary
winding of Tꢀ. The other side of the transformer’s primary is
driven by the integrated MOSFET in Uꢀ. Diode D1, C3, Rꢀ, R2,
and VRꢀ compose the clamp circuit, limiting the leakage
inductance turn-off voltage spike on the DRAIN pin to a safe
value. The use of a combination Zener clamp and parallel RC
optimizes both EMI and energy efficiency.
For design flexibility, the value of C4 can be selected to pick one
of the three current limit options in U4. Doing so allows the
designer to select the current limit appropriate for the application.
• Standard current limit is selected with a 0.ꢀ mF BP/M pin
capacitor and is the normal choice for typical applications.
• When a ꢀ mF BP/M pin capacitor is used, the current limit is
reduced, offering reduced RMS device currents and therefore
improved efficiency, but at the expense of maximum power
capability. This is ideal for thermally challenging designs where
dissipation must be minimized.
• When a ꢀ0 mF BP/M pin capacitor is used, the current limit is
increased, extending the power capability for applications
requiring higher peak power or continuous power where the
thermal conditions allow.
Both the 3.3 V and 1 V outputs are sensed through resistors R6
and R7. The voltage across R8 is regulated to 2.1 V by reference
IC U3. If the voltage across R8 begins to exceed 2.1 V, then
current will flow in the LED inside the optocoupler U2, driven by
the cathode of U3. This will cause the transistor of the
optocoupler to sink current from the EN/UV pin of Uꢀ. When the
current exceeds the ENABLE pin threshold current, the next
switching cycle is inhibited. Conversely, when the voltage across
resistor R8 falls below 2.1 V, and the current out of the ENABLE
pin is below the threshold, a conduction cycle is allowed to
occur. By adjusting the number of enabled cycles, regulation is
maintained. As the load reduces, the number of enabled cycles
decreases, lowering the effective switching frequency and
scaling switching losses with load. This provides almost
constant efficiency down to very light loads, ideal for meeting
energy efficiency requirements.
Further flexibility comes from the current limits between adjacent
TinySwitch-PK family members being compatible. The reduced
current limit of a given device is equal to the standard current
limit of the next smaller device, and the increased current limit is
equal to the standard current limit of the next larger device.
8
Rev. A 05/07
www.powerint.com
TNY375-380
Peak Output Power Table
Key Application considerations
230 VAC ꢀ15
81-261 VAC
TinySwitch-PK Design Considerations
Product
ILIMIT-
ILIMIT-
ILIMIT-
PEAKred
ILIMIT-
PEAKinc
ILIMITPEAK
ILIMITPEAK
Output Power Table
PEAKred
PEAKinc
Data sheet maximum output power table (Table ꢀ) represents
the maximum practical continuous output power level that can
be obtained under the following assumed conditions:
TNY375PN 8.1 W ꢀ4.1 W ꢀ6.1 W 1.1 W ꢀꢀ.1 W ꢀ2.1 W
TNY376PN ꢀ0 W
TNY377PN ꢀ3 W
TNY378PN ꢀ6 W
TNY379PN ꢀ8 W
TNY380PN 20 W
ꢀ9 W
23 W
22 W
28 W
34 W
39 W
41 W
6 W
8 W
ꢀ1 W
ꢀ8 W
ꢀ7 W
23 W
27 W
3ꢀ W
31 W
27.1 W
3ꢀ.1 W
36 W
ꢀ0 W
ꢀ2 W
ꢀ4 W
2ꢀ.1 W
21 W
ꢀ. The minimum DC input voltage is ꢀ00 V or higher for 81 VAC
input, or 220 V or higher for 230 VAC input or ꢀꢀ1 VAC with
a voltage doubler. The value of the input capacitance should
be sized to meet these criteria for AC input designs.
2. Efficiency of 715.
28 W
Table 2.
Peak Output Power Capability vs Current Limit Mode Selection.
3. Minimum data sheet value of I2f.
4. Transformer primary inductance tolerance of ꢀ05.
1. Reflected output voltage (VOR) of ꢀ31 V.
6. Voltage only output of ꢀ2 V with an ultrafast PN rectifier
diode
7. Continuous conduction mode operation with transient KP*
value of 0.21.
8. Increased current limit is selected for peak and open frame
power columns and standard current limit for adapter
columns.
9. The part is board mounted with SOURCE pins soldered to a
sufficient area of copper to keep the SOURCE pin
temperature at or below ꢀꢀ0 °C.
The values shown in Table ꢀ for peak power assume operation
in ILIMITPEAKinc. For reference, Table 2 provides peak output
powers for each family member at all three selectable current
limit modes.
For both Table ꢀ and Table 2, the peak output power values are
limited electronically, based on minimum device I2f. Stated
differently, with sufficient heatsinking, these values could be
delivered indefinitely, but in most cases this would be
impractical. Adapter and open frame power values are
thermally limited and represent the practical continuous (or
average) output power in two common thermal environments.
ꢀ0. Ambient temperature of 10 °C for open frame designs and
40 °C for sealed adapters.
Over Voltage Protection
The output overvoltage protection provided by TinySwitch-PK
uses an internal latch that is triggered by a threshold current of
approximately 7 mA into the BYPASS pin. In addition to an
internal filter, the BYPASS pin capacitor forms an external filter,
providing noise immunity from inadvertent triggering. For the
bypass capacitor to be effective as a high frequency filter, it
*KP. Below a value of ꢀ, KP is the ratio of ripple to peak primary
current. A transient KP limit of ≥0.21 is recommended to avoid
premature termination of switching cycles due to initial current
limit (IINIT) being exceeded, which reduces maximum output
power capability.
C9
2.2 nF
250 VAC
C4
1000 MF
16 V
C5
220 MF
16 V
C3
1000 MF
16 V
D5
SB560
T1
EFD25
+12 V
RTN
1
3
9,10
D1
L2
3.3 MH
1N4007
VR3
P6KE170A
C8
D2
F1
3.15 A
10 nF
1 kV
1N4007
L
C2
6,7,8
22 MF
400 V
C1
10 MF
400 V
R7
22 7
1/2 W
185-265
VAC
R9
3.9 M7
R4
20 7
R1
1 k7
N
VR1
BZX55B11
11 V, 2%
5
2
D3
1N4007
D4
1N4007
D6
UF4004
D7
R10
3.9 M7
UF4007
L1
1 mH
C7
VR2
1N5251B, 22 V
1 MF
50 V
R2
390 7
1/8 W
R5
TinySwitch-PK
47 7
R6
U2
U1
1/8 W
21 k7
D
PC817A
TNY380P
EN/UV
BP
1%
R3
2 k7
1/8 W
S
C6
10 MF
50 V
PI-4674-051707
Figure 15. Single 230 VAC Input 20 W Continuous and 45 W Peak Power Supply Using TNY380P.
9
www.powerint.com
Rev. A 05/07
TNY375-380
should be located as close as possible to the SOURCE and
BYPASS pins of the device.
Bypass Capacitor (CBP)
The BYPASS pin capacitor should be located as near as
possible to the BYPASS and SOURCE pins using a Kelvin
connection. No power current should flow through traces
connected to the BYPASS pin capacitor or optocoupler. If
using SMD components, a capacitor can be placed underneath
the package directly between BP and SOURCE pins.
For best performance of the OVP function, it is recommended
that a relatively high bias winding voltage is used, in the range
of ꢀ1 V-30 V. This minimizes the error voltage on the bias
winding due to leakage inductance and also ensures adequate
voltage during no-load operation from which to supply the IC
device consumption.
When using a capacitor value of ꢀ mF or ꢀ0 mF to select the
reduced or increased current limit mode, it is recommended
that an additional 0.ꢀ mF ceramic capacitor is placed directly
between BP and SOURCE pins.
Selecting the Zener diode voltage to be approximately 6 V
above the bias winding voltage (28 V for 22 V bias winding)
gives good OVP performance for most designs but can be
adjusted to compensate for variations in leakage inductance.
Adding additional filtering can be achieved by inserting a low
value (ꢀ0 W to 47 W) resistor in series with the bias winding
diode and/or the OVP Zener, as shown by R4 and R1 in
Figure ꢀ1. The resistor in series with the OVP Zener also limits
the maximum current into the BYPASS pin.
Enable/Undervoltage Pin Node Connections
The EN/UV pin is a low-current, low-voltage pin, and noise
coupling can cause poor regulation and/or inaccurate line UV
levels. Traces connected to the EN/UV pin must be routed
away from any high current or high-voltage switching nodes,
including the drain pin and clamp components. This also
applies to the placement of the line undervoltage sense resistor
(RUV). Drain connected traces must not be routed underneath
this component.
Reducing No-load Consumption
With the exception of the TNY371 and TNY376, a bias winding
must be used to provide supply current for the IC. This has the
additional benefit of reducing the typical no-load consumption
to <60 mW. Select the value of the resistor (R6 in Figure ꢀ1) to
provide the data sheet supply current equal to IS2 + |IDIS|.
Although in practice the bias voltage falls at low load, the
reduction in supply current through R6 is balanced against the
reduced IC consumption as the effective switching frequency
reduces with load.
TinySwitch-PK determines the presence of the UV resistor via a
~ꢀ mA current into the EN/UV pin at startup. When the under-
voltage feature is not used ensure that leakage current into the
EN/UV pin is <<ꢀmA. This prevents false detection of the
presence of a UV resistor which may prevent correct start-up.
As the use of no-clean flux may increase leakage currents (by
reducing surface resistivity) care should be taken to follow the
flux suppliers guidance, specifically avoiding flux contamination.
Audible Noise
The cycle skipping mode of operation used in the TinySwitch-PK
devices can generate audio frequency components in the
transformer. To limit this audible noise generation, the
transformer should be designed such that the peak core flux
density is below 3000 Gauss (300 mT). Following this guideline,
and using the standard transformer production technique of dip
varnishing practically eliminates audible noise. Vacuum
impregnation of the transformer should not be used due to the
high primary capacitance and increased losses that results.
Placing a ꢀ00 kW, 15 resistor between BP and EN/UV pins
eliminates this requirement by feeding current >ILUV(MAX) into the
EN/UV pin.
Primary Loop Area
The area of the primary loop that connects the input filter
capacitor, transformer primary, and TinySwitch-PK device
should be kept as small as possible.
Primary Clamp Circuit
Ceramic capacitors that use dielectrics such as Z1U, when
used in clamp circuits, may also generate audio noise. If this is
the case, try replacing them with a capacitor having a different
dielectric or construction such as the film foil or metallized foil
type.
A clamp is used to limit peak voltage on the DRAIN pin at turn
off. This can be achieved by using an RCD clamp or a Zener
and diode clamp across the primary winding. In all cases, to
minimize EMI, care should be taken to minimize the loop length
from the clamp components to the transformer and the
TinySwitch-PK device.
TinySwitch-PK Layout Considerations
Single Point Grounding
Thermal Considerations
Use a single point ground connection from the input filter
capacitor to the area of copper connected to the SOURCE pins.
The four SOURCE pins are internally connected to the IC lead
frame and provide the main path to remove heat from the
device. Therefore all the SOURCE pins should be connected to
a copper area underneath the TinySwitch-PK integrated circuit
to act not only as a single point ground, but also as a heatsink.
As this area is connected to the quiet source node, it should be
maximized for good heatsinking. Similarly, for axial output
diodes, maximize the PCB area connected to the cathode.
When used as an auxiliary supply in a larger converter, a local
DC bus decoupling capacitor is recommended. A value of
ꢀ00 nF is typical.
The bias winding should be returned directly to the input or
decoupling capacitor. This routes surge currents away from the
device during common mode line surge events.
10
Rev. A 05/07
www.powerint.com
TNY375-380
Maximize hatched copper
Return bias winding
directly to input capacitor
Safety Spacing
Copper area for
heat sinking
areas (
) for optimum
heatsinking
Y1-
Capacitor
Output
Rectifier
+
HV
-
Input Filter Capacitor
PRI
T
r
a
n
s
f
o
r
m
e
r
SEC
BIAS
PRI
D
S
S
S
S
EN/UV
BP
BIAS
TOP VIEW
CBP
Opto-
coupler
RUV
DC
-
+
OUT
Route connections to EN/UV pin
(including undervoltage resistor)
away from drain connected traces
Bypass capacitor connection
to device should be short
PI-4675-051507
Figure 16. Layout Considerations for TinySwitch-PK Using P Package.
Y-Capacitor
ꢀ. Maximum drain voltage – Verify the VDS does not exceed
610 V at highest input voltage and peak (overload) output
power. The 10 V margin to the 700 V BVDSS specification
gives margin for design variation.
2. Maximum drain current – At maximum ambient temperature,
maximum input voltage, and peak output (overload) power,
verify drain current waveforms for any signs of transformer
saturation and excessive leading edge current spikes at
startup. Repeat under steady state conditions and verify that
the leading edge current spike event is below IINIT at the end
of the tLEB(Min). Under all conditions the maximum drain
current should be below the specified absolute maximum
ratings.
3. Thermal Check – At specified maximum output power,
minimum input voltage, and maximum ambient temperature,
verify that the temperature specifications are not exceeded
for TinySwitch-PK device, transformer, output diode, and
output capacitors. Enough thermal margin should be
allowed for part-to-part variation of the RDS(ON) of
The placement of the Y-capacitor should be directly from the
primary input filter capacitor positive terminal to the common/
return terminal of the transformer secondary. Such a placement
will route high magnitude common mode surge currents away
from the TinySwitch-PK device. Note – if an input π (C, L, C)
EMI filter is used, then the inductor in the filter should be placed
between the negative terminals on the input filter capacitors.
Optocoupler
Place the optocoupler physically close to the TinySwitch-PK
device to minimize the primary side trace lengths. Keep the
high current, high voltage drain and clamp traces away from the
optocoupler to prevent noise pick up.
Output Diode
For best performance, the area of the loop connecting the
secondary winding, the Output Diode, and the Output Filter
Capacitor should be minimized. In addition, for axial diodes,
sufficient copper area should be provided at the anode and
cathode terminal of diode for heatsinking. A larger area is
preferred at the quiet cathode terminal. A large anode area can
increase high frequency radiated EMI.
TinySwitch-PK device as specified in the data sheet. Under
low-line maximum power, a maximum TinySwitch-PK device
SOURCE pin temperature of ꢀꢀ0 °C is recommended to
allow for these variations.
Quick Design Checklist
Design Tools
As with any power supply design, all TinySwitch-PK designs
should be verified on the bench to make sure that component
specifications are not exceeded under worst case conditions.
The following minimum set of tests is strongly recommended:
Up-to-date information on design tools can be found at the
Power Integrations web site: www.powerint.com.
11
www.powerint.com
Rev. A 05/07
TNY375-380
Absolute Maximum Ratings(1,5)
DRAIN Voltage ..............................................................................-0.3 V to 700 V Operating Junction Temperature(3) ............................... -40 °C to 150 °C
DRAIN Peak Current: TNY375..............................................................0.6 A Lead Temperature(4) .....................................................................................260 °C
TNY376..............................................................0.8 A
TNY377...............................................................1.4 A Notes:
TNY378..............................................................2.2 A 1. All voltages referenced to SOURCE, TA = 25 °C.
TNY379..............................................................2.9 A 2. Normally limited by internal circuitry.
TNY380..............................................................4.3 A 3. 1/16 in. from case for 5 seconds.
EN/UV Voltage ...................................................................................-0.3 V to 9 V 4. Maximum ratings specified may be applied one at a time
EN/UV Current .............................................................................................100 mA
BP/M Voltage ......................................................................................-0.3 V to 9 V
Storage Temperature .............................................................-65 °C to 150 °C
without causing permanent damage to the product. Exposure
to Absolute Maximum Rating conditions for extended periods
of time may affect product reliability.
Thermal Impedance
Thermal Impedance: P Package:
Notes:
(qJA) ................................................70 °C/W(2); 60 °C/W(3) 1. Measured on the SOURCE pin close to plastic interface.
(qJC)(1) ...........................................................................11 °C/W 2. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad.
3. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.
Conditions
SOURCE = 0 V; TJ = -ꢀ0 to 125 °C
Parameter
Symbol
Min
Typ
Max
Units
See Figure 17
(Unless Otherwise Specified)
Control Functions
State Machine at
Average
248
ꢀ24
264
280
ꢀ40
Highest Current
Limit Level
fOSC
pk-pk Jitter
TJ = 21 °C
ꢀ6
Output Frequency
See Note A
kHz
All Lower Current
Limit Levels
Average
ꢀ32
fOSC-Low
DCMAX
pk-pk Jitter
8
TJ = 21 °C
Maximum Duty Cycle
Sꢀ Open
62
61
5
EN/UV Pin Upper
Turnoff Threshold
Current
IDIS
-ꢀ10
-ꢀꢀ1
-90
mA
ꢀ.8
0.8
2.2
ꢀ.2
2.6
ꢀ.6
IEN/UV = 21 mA
IEN/UV = -21 mA
EN/UV Pin Voltage
VEN
V
EN/UV Current > IDIS (MOSFET Not
Switching) See Note B
ISꢀ
290
mA
TNY371
381
460
170
740
870
ꢀꢀ00
120
600
TNY376
EN/UV Open
DRAIN Supply Current
TNY377
7ꢀ0
(MOSFET
Switching at fOSC
IS2
mA
)
TNY378
TNY379
TNY380
900
See Note C
ꢀ060
ꢀ310
12
Rev. A 05/07
www.powerint.com
TNY375-380
Conditions
SOURCE = 0 V; TJ = -ꢀ0 to 125 °C
See Figure 17
Parameter
Symbol
Min
Typ
Max
Units
(Unless Otherwise Specified)
Control Functions (cont.)
VBP/M = 0 V,
TJ = 21 °C
See Note D, E
TNY371-378
TNY379-380
TNY371-378
TNY379-380
-8.3
-9.7
-1
-1.4
-7.ꢀ
-3.1
-4.8
1.81
-2.1
-3.9
-ꢀ.1
-2.ꢀ
6.ꢀ1
ICHꢀ
BP/M Pin Charge
Current
mA
VBP/M = 4 V,
TJ = 21 °C
See Note D, E
ICH2
-6.6
1.6
BP/M Pin Voltage
VBP/M
See Note D
V
V
BP/M Pin Voltage
Hysteresis
VBP/MH
0.80
6.0
0.91
6.4
21
ꢀ.20
6.7
BP/M Pin Shunt
Voltage
VSHUNT
ILUV
IBP = 2 mA
TJ = 21 °C
V
EN/UV Pin Line Under-
voltage Threshold
22.1
27.1
mA
Circuit Protection
TNY371
TJ = 21 °C
di/dt = 72 mA/ms
330
423
144
661
786
907
311
411
181
7ꢀ1
841
971
380
487
626
761
904
ꢀ043
See Note F
TNY376
TJ = 21 °C
di/dt = 9ꢀ mA/ms
See Note F
TNY377
TJ = 21 °C
di/dt = ꢀꢀ7 mA/ms
Peak Current Limit
(BP/M Capacitor =
0.1 mF) See Note E
See Note F
ILIMITPEAK
mA
TNY378
TJ = 21 °C
di/dt = ꢀ43 mA/ms
See Note F
TNY379
TJ = 21 °C
di/dt = ꢀ69 mA/ms
See Note F
TNY380
TJ = 21 °C
di/dt = ꢀ91 mA/ms
See Note F
TNY371
TJ = 21 °C
di/dt = 72 mA/ms
302
321
318
See Note F
TNY376
TJ = 21 °C
di/dt = 9ꢀ mA/ms
330
423
144
661
786
311
411
181
7ꢀ1
841
39ꢀ
10ꢀ
644
787
930
See Note F
TNY377
TJ = 21 °C
di/dt = ꢀꢀ7 mA/ms
Peak Current Limit
(BP/M Capacitor =
1 mF) See Note E
See Note F
ILIMITPEAKred
mA
TNY378
TJ = 21 °C
di/dt = ꢀ43 mA/ms
See Note F
TNY379
TJ = 21 °C
di/dt = ꢀ69 mA/ms
See Note F
TNY380
TJ = 21 °C
di/dt = ꢀ91 mA/ms
See Note F
13
www.powerint.com
Rev. A 05/07
TNY375-380
Conditions
SOURCE = 0 V; TJ = -ꢀ0 to 125 °C
See Figure 17
Parameter
Symbol
Min
Typ
Max
Units
(Unless Otherwise Specified)
Circuit Protection (cont.)
TNY371
TJ = 21 °C
di/dt = 72 mA/ms
349
461
661
786
907
ꢀ028
371
100
7ꢀ1
841
971
ꢀꢀ01
4ꢀ3
110
See Note F
TNY376
TJ = 21 °C
di/dt = 9ꢀ mA/ms
See Note F
TNY377
TJ = 21 °C
di/dt = ꢀꢀ7 mA/ms
787
Peak Current Limit
(BP/M Capacitor =
10 mF) See Note E
See Note F
ILIMITPEAKred
mA
TNY378
TJ = 21 °C
di/dt = ꢀ43 mA/ms
930
See Note F
TNY379
TJ = 21 °C
di/dt = ꢀ69 mA/ms
ꢀ073
ꢀ2ꢀ6
See Note F
TNY380
TJ = 21 °C
di/dt = ꢀ91 mA/ms
See Note F
2
I2f = ILIMITPEAK(TYP)
×
BP/M Capacitor =
0.9 ×
I2f
ꢀ.ꢀ2 ×
I2f
I2f
I2f
I2f
fOSC(TYP)
0.ꢀ mF
TJ = 21 °C
I2f = ILIMITPEAKred(TYP)
×
×
2
BP/M Capacitor =
0.9 ×
I2f
ꢀ.ꢀ6 ×
I2f
Power Coefficient
Initial Current Limit
I2f
A2Hz
fOSC(TYP)
ꢀ mF
TJ = 21 °C
I2f = ILIMITPEAKinc(TYP)
2
BP/M Capacitor =
0.9 ×
I2f
ꢀ.ꢀ6 ×
I2f
fOSC(TYP)
ꢀ0 mF
TJ = 21 °C
See Figure ꢀ7
TJ = 21 °C, See Note G
0.71 ×
ILIMIT(MIN)
IINIT
tLEB
tILD
mA
ns
Leading Edge
Blanking Time
TJ = 21 °C
See Note G
ꢀ90
ꢀ31
231
200
ꢀ42
71
Current Limit
Delay
TJ = 21 °C
See Note G, H
ns
Thermal Shutdown
Temperature
TSD
TSDH
ISD
ꢀ10
°C
°C
mA
Thermal Shutdown
Hysteresis
BP/M Pin Shutdown
Threshold Current
4
7
9
BP/M Pin Power-Up
Reset Threshold
Voltage
VBP/M(RESET)
ꢀ.6
2.6
3.6
V
1ꢀ
Rev. A 05/07
www.powerint.com
TNY375-380
Conditions
SOURCE = 0 V; TJ = -ꢀ0 to 125 °C
See Figure 17
Parameter
Symbol
Min
Typ
Max
Units
(Unless Otherwise Specified)
Output
TJ = 21 °C
TNY371
ꢀ9
29
22
33
ID = 28 mA
TJ = ꢀ00 °C
TJ = 21 °C
TNY376
ꢀ4
ꢀ6
ID = 31 mA
TJ = ꢀ00 °C
2ꢀ
24
TJ = 21 °C
TNY377
7.8
ꢀꢀ.7
1.2
7.8
3.9
1.8
2.6
3.9
9.0
ꢀ3.1
6.0
9.0
4.1
6.7
3.0
4.1
10
ID = 41 mA
TJ = ꢀ00 °C
ON-State
Resistance
RDS(ON)
W
TJ = 21 °C
TNY378
ID = 11 mA
TJ = ꢀ00 °C
TJ = 21 °C
TNY379
ID = 61 mA
TJ = ꢀ00 °C
TJ = 21 °C
TNY380
ID = 71 mA
TJ = ꢀ00 °C
TNY371-376
TNY377-378
VBP/M = 6.2 V
VEN/UV = 0 V
VDS = 160 V
TJ = ꢀ21 °C
See Note I
ꢀ00
IDSSꢀ
OFF-State Drain
Leakage Current
TNY379-380
200
mA
VDS = 371 V,
TJ = 10 °C
See Note G, I
VBP/M = 6.2 V
VEN/UV = 0 V
IDSS2
ꢀ1
VBP = 6.2 V, VEN/UV = 0 V,
Breakdown
Voltage
BVDSS
700
10
V
V
See Note J, TJ = 21 °C
DRAIN Supply Voltage
Auto-Restart
ON-Time At fOSC
TJ = 21 °C
See Note K
tAR
32
3
ms
5
Auto-Restart
Duty Cycle
DCAR
TJ = 21 °C
15
www.powerint.com
Rev. A 05/07
TNY375-380
NOTES:
A. For all BP/M pin capacitor values.
B. ISꢀ is an accurate estimate of device controller current consumption at no-load, since operating frequency is so low under these
conditions. Total device consumption at no-load is the sum of ISꢀ and IDSS2
.
C. Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN. An
alternative is to measure the BP/M pin current at 6.ꢀ V.
D. BP/M pin is not intended for sourcing supply current to external circuitry.
E. To ensure correct current limit, it is recommended that nominal 0.ꢀ mF / ꢀ mF / ꢀ0 mF capacitors are used. In addition, the BP/M
capacitor value tolerance should be equal to or better than indicated below across the ambient temperature range of the target
application. The minimum and maximum capacitor values are guaranteed by characterization.
Tolerance Relative to Nominal
Nominal BP/M
Capacitor Value
Pin Cap Value
Min
Max
+ꢀ005
+ꢀ005
NA
-605
-105
-105
0.ꢀ mF
ꢀ mF
ꢀ0 mF
F. For current limit at other di/dt values, refer to Figure 24. Measurements made with device self-biased.
G. This parameter is derived from characterization.
H. This parameter is derived from the change in current limit measured at ꢀX and 4X of the di/dt shown in the ILIMIT specification.
I. IDSSꢀ is the worst-case OFF state leakage specification at 805 of BVDSS and maximum operating junction temperature. IDSS2 is a
typical specification under worst-case application conditions (rectified 261 VAC) for no-load consumption calculations.
J. Breakdown voltage may be checked against minimum BVDSS specification by ramping the DRAIN pin voltage up to but not
exceeding minimum BVDSS
.
K. Auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to frequency).
16
Rev. A 05/07
www.powerint.com
TNY375-380
470 W
5 W
S2
470 W
S
S
D
S1
2 MW
S
S
BP/M
50 V
EN/UV
10 V
150 V
0.1 mF
NOTE: This test circuit is not applicable for current limit or output characteristic measurements.
PI-4079-080905
Figure 17. General Test Circuit.
DC
(internal signal)
MAX
t
P
EN/UV
t
EN/UV
V
DRAIN
1
tP
=
fOSC
PI-2364-012699
Figure 19. Output Enable Timing.
Figure 18. Duty Cycle Measurement.
0.8
Figure 20. Current Limit Envelope at fOSC = 132 kHz.
17
www.powerint.com
Rev. A 05/07
TNY375-380
1.2
1.0
0.8
0.6
0.4
0.2
1.1
1.0
0
0.9
-50 -25
0
25
50 75 100 125
-50 -25
0
25 50 75 100 125 150
Junction Temperature (°C)
Junction Temperature (°C)
Figure 21. Breakdown vs. Temperature.
Figure 22. Frequency vs. Temperature.
1.2
1
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.8
Normalized
di/dt = 1
TNY375
TNY376
TNY377 117 mA/µs
TNY378 143 mA/µs
TNY379 169 mA/µs
TNY380 195 mA/µs
72 mA/µs Note: For the
normalized current
0.6
0.4
0.2
91 mA/µs
limit value, use the
typical current limit
specified for the
appropriate BP/M
capacitor.
0
0
1
2
3
4
-50
0
50
100
150
Normalized di/dt
Temperature (°C)
Figure 23. Standard Current Limit vs. Temperature.
Figure 24. Current Limit vs. di/dt.
450
1000
100
Scaling Factors:
TNY375 1.0
375
TNY376 1.33
TNY377 2.33
TNY378 3.67
TNY379 4.87
TNY380 7.33
300
Scaling Factors:
TNY375 1.0
TNY376 1.33
TNY377 2.33
TNY378 3.67
TNY379 4.87
TNY380 7.33
225
150
10
1
TCASE=25 °C
TCASE=100 °C
75
0
0
2
4
6
8
10
0
100 200 300 400 500 600
DRAIN Voltage (V)
Drain Voltage (V)
Figure 25. Output Characteristics.
Figure 26. COSS vs. Drain Voltage.
18
Rev. A 05/07
www.powerint.com
TNY375-380
150
120
1.2
1.0
Scaling Factors:
TNY375 1.0
TNY376 1.33
TNY377 2.33
TNY378 3.67
TNY379 4.87
TNY380 7.33
0.8
0.6
90
60
30
0
0.4
0.2
0
-50 -25
0
25 50 75 100 125
0
200
400
600
Junction Temperature (°C)
DRAIN Voltage (V)
Figure 28. Undervoltage Threshold vs. Temperature.
Figure 27. Drain Capacitance Power.
Part Ordering Information
• TinySwitch Product Family
• Series Number
• Package Identifier
P
Plastic DIP-8C
• Pin Finish
TNY 378
P
N
N
Pure Matte Tin (Pb-Free)
DIP-8C
⊕D S .004 (.10)
Notes:
-E-
1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
.240 (6.10)
.260 (6.60)
3. Dimensions shown do not include mold flash or other
protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 3 is omitted.
5. Minimum metal to metal spacing at the package body for
the omitted lead location is .137 inch (3.48 mm).
6. Lead width measured at package body.
Pin 1
-D-
.367 (9.32)
.387 (9.83)
7. Lead spacing measured with the leads constrained to be
perpendicular to plane T.
.057 (1.45)
.068 (1.73)
(NOTE 6)
.125 (3.18)
.145 (3.68)
.015 (.38)
MINIMUM
-T-
SEATING
PLANE
.008 (.20)
.015 (.38)
.120 (3.05)
.140 (3.56)
.300 (7.62) BSC
(NOTE 7)
.100 (2.54) BSC
.048 (1.22)
.053 (1.35)
.137 (3.48)
MINIMUM
P08C
.300 (7.62)
.390 (9.91)
.014 (.36)
.022 (.56)
⊕T E D S .010 (.25) M
PI-3933-100504
19
www.powerint.com
Rev. A 05/07
Revision
Notes
Date
A
Release Final Datasheet
1/07
For the latest updates, visit our website: www.powerint.com
Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power
Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES
NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by
one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A
complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under
certain patent rights as set forth at http://www.powerint.com/ip.htm.
Life Support Policy
POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:
ꢀ. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii)
whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant
injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause
the failure of the life support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert
and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.
©2007, Power Integrations, Inc.
Power Integrations Worldwide Sales Support Locations
World Headquarters
Germany
Japan
Taiwan
1241 Hellyer Avenue
Rueckertstrasse 3
D-80336, Munich
Germany
Phone: +49-89-1127-39ꢀ0
Fax: +49-89-1127-3920
e-mail: eurosales@powerint.com Fax: +8ꢀ-41-47ꢀ-37ꢀ7
e-mail: japansales@powerint.com
ꢀst Bldg Shin-Yokohama
2-ꢀ2-20 Kohoku-ku,
Yokohama-shi, Kanagawa
ken, Japan 222-0033
Phone: +8ꢀ-41-47ꢀ-ꢀ02ꢀ
1F, No. 3ꢀ8, Nei Hu Rd., Sec. ꢀ
Nei Hu Dist.
Taipei, Taiwan ꢀꢀ4, R.O.C.
Phone: +886-2-2619-4170
Fax: +886-2-2619-4110
e-mail: taiwansales@powerint.com
San Jose, CA 91ꢀ38, USA.
Main: +ꢀ-408-4ꢀ4-9200
Customer Service:
Phone: +ꢀ-408-4ꢀ4-9661
Fax: +ꢀ-408-4ꢀ4-9761
e-mail: usasales@powerint.com
India
Europe HQ
China (Shanghai)
#ꢀ, ꢀ4th Main Road
Korea
ꢀst Floor, St. James’s House
Rm 807-808A
Vasanthanagar
RM 602, 6FL
Korea City Air Terminal B/D, ꢀ19-6 Surrey GU9 7TJ
Samsung-Dong, Kangnam-Gu,
Seoul, ꢀ31-728, Korea
East Street, Farnham
Pacheer Commercial Centre,
111 Nanjing Rd. West
Shanghai, P.R.C. 20004ꢀ
Phone: +86-2ꢀ-62ꢀ1-1148
Fax: +86-2ꢀ-62ꢀ1-2468
Bangalore-160012 India
Phone: +9ꢀ-80-4ꢀꢀ3-8020
Fax: +9ꢀ-80-4ꢀꢀ3-8023
e-mail: indiasales@powerint.com Phone: +82-2-20ꢀ6-66ꢀ0
Fax: +82-2-20ꢀ6-6630
United Kingdom
Phone: +44 (0) ꢀ212-730-ꢀ40
Fax: +44 (0) ꢀ212-727-689
e-mail: eurosales@powerint.com
e-mail: chinasales@powerint.com Italy
Via De Amicis 2
e-mail: koreasales@powerint.com
Applications Hotline
World Wide +ꢀ-408-4ꢀ4-9660
China (Shenzhen)
2009ꢀ Bresso MI
Italy
Singapore
Rm 2206-2207, Block A,
Electronics Science and
Technology Bldg.
1ꢀ Newton Road
#ꢀ1-08/ꢀ0 Goldhill Plaza
Singapore, 308900
Phone: +39-028-928-6000
Fax: +39-028-928-6009
Applications Fax
World Wide +ꢀ-408-4ꢀ4-9760
2070 Shennan Zhong Rd.
Shenzhen, Guangdong,
China, 1ꢀ803ꢀ
e-mail: eurosales@powerint.com Phone: +61-6318-2ꢀ60
Fax: +61-6318-20ꢀ1
e-mail: singaporesales@powerint.com
Phone: +86-711-8379-3243
Fax: +86-711-8379-1828
e-mail: chinasales@powerint.com
相关型号：
TNY378G
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY378P
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY378PN
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY379G
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY379P
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY379PN
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY380G
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY380GN
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY380P
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TNY380PN
Energy-Efficient, Off-Line Switcher With Enhanced Peak Power PerformanceWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
POWERINT
TO-05300
SMPS XfmrWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ICE
TO-05400
SMPS XfmrWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
ICE
©2020 ICPDF网 联系我们和版权申明