电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
UT7Q512 512K x 8 SRAM
型号:   UT7Q512
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   512K x 8 SRAM
文件大小 :   109 K    16 页
Logo:   
品牌   AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
购买 :   
  浏览型号UT7Q512的Datasheet PDF文件第2页 浏览型号UT7Q512的Datasheet PDF文件第3页 浏览型号UT7Q512的Datasheet PDF文件第4页 浏览型号UT7Q512的Datasheet PDF文件第5页 浏览型号UT7Q512的Datasheet PDF文件第6页 浏览型号UT7Q512的Datasheet PDF文件第7页 浏览型号UT7Q512的Datasheet PDF文件第8页 浏览型号UT7Q512的Datasheet PDF文件第9页  
100%
Standard Products
QCOTS
TM
UT7Q512 512K x 8 SRAM
Data Sheet
August, 2002
FEATURES
q
100ns (5 volt supply) maximum address access time
q
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
q
TTL compatible inputs and output levels, three-state
bidirectional data bus
q
Typical radiation performance
- Total dose: 30krad(Si)
- 30krad(Si) to 300krad(Si), depending on orbit, using
Aeroflex UTMC patented shielded package
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = 5MeV-cm
2
/mg
- Saturated Cross Section (cm
2
) per bit, ~1.0E-7
- 1.5E-8 errors/bit-day, Adams 90% geosynchronous
heavy ion
q
Packaging options:
- 32-lead ceramic flatpack (weight 2.5-2.6 grams)
q
Standard Microcircuit Drawing 5962-99606
- QML T and Q compliant
INTRODUCTION
The QCOTS
TM
UT7Q512 Quantified Commercial Off-the-
Shelf product is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (E),
an active LOW Output Enable (G), and three-state drivers.
This device has a power-down feature that reduces power
consumption by more than 90% when deselected
.
Writing to the device is accomplished by taking the Chip
Enable One ( E) input LOW and the Write Enable ( W) input
LOW. Data on the eight I/O pins (DQ
0
through DQ
7
) is then
written into the location specified on the address pins (A
0
through A
1 8
). Reading from the device is accomplished by
taking Chip Enable One (E) and Output Enable (G) LOW
while forcing Write Enable (W) HIGH. Under these
conditions, the contents of the memory location specified
by the address pins will appear on the eight I/O pins.
The eight input/output pins (DQ
0
through DQ
7
) are placed
in a high impedance state when the device is deselected (E,
HIGH), the outputs are disabled (G HIGH), or during a write
operation (E LOW and W LOW).
Clk. Gen.
A
0
A1
A2
A3
A4
A5
A6
A
7
A8
A
9
Pre-Charge Circuit
Row Select
Memory Array
1024 Rows
512x8 Columns
I/O Circuit
Column Select
Data
Control
CLK
Gen.
A
10
A11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
D
0
- DQ
7
Q
E
W
G
Figure 1. UT7Q512 SRAM Block Diagram
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7