电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
CZA04S04020075LEA  CZA04S04020000ZEA  CZA04S04015050LEA  CZA04S04010000LEA  CZA04S04015100ZEA  CZA04S04020100LEA  CZA04S04015000ZEA  CZA04S04015050HEA  CZA04S04015075HEA  CZA04S04150000HEA  
ML65F16244CR 16-Bit Buffer/Line Driver with 3-State Outputs
型号:   ML65F16244CR
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   16-Bit Buffer/Line Driver with 3-State Outputs
文件大小 :   206 K    10 页
Logo:   
品牌   MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
购买 :   
  浏览型号ML65F16244CR的Datasheet PDF文件第2页 浏览型号ML65F16244CR的Datasheet PDF文件第3页 浏览型号ML65F16244CR的Datasheet PDF文件第4页 浏览型号ML65F16244CR的Datasheet PDF文件第5页 浏览型号ML65F16244CR的Datasheet PDF文件第6页 浏览型号ML65F16244CR的Datasheet PDF文件第7页 浏览型号ML65F16244CR的Datasheet PDF文件第8页 浏览型号ML65F16244CR的Datasheet PDF文件第9页  
100%
June 1998
PRELIMINARY
ML65F16244*
16-Bit Buffer/Line Driver with 3-State Outputs
GENERAL DESCRIPTION
The ML65F16244 is a BiCMOS, 16-bit buffer/line driver
with 3-state outputs. This device was specifically designed
for high speed bus applications. Its 16 channels support
propagation delay of 2ns maximum, and fast output
enable and disable times of 5ns or less to minimize
datapath delay.
This device is designed to minimize undershoot,
overshoot, and ground bounce to decrease noise delays.
These transceivers implement a unique digital and analog
implementation to eliminate the delays and noise
inherent in traditional digital designs. The device offers a
new method for quickly charging up a bus load capacitor
to minimize bus settling times, or FastBus™ Charge.
FastBus Charge is a transition current, (specified as
I
DYNAMIC
) that injects between 60 to 200mA (depending
on output load) of current during the rise time and fall
time. This current is used to reduce the amount of time it
takes to charge up a heavily-capacitive loaded bus,
effectively reducing the bus settling times, and
improving data/clock margins in tight timing budgets.
Micro Linear’s solution is intended for applications for
critical bus timing designs that include minimizing
device propagation delay, bus settling time, and time
delays due to noise. Applications include; high speed
memory arrays, bus or backplane isolation, bus to bus
bridging, and sub-2ns propagation delay schemes.
The ML65F16244 follows the pinout and functionality of
the industry standard 2.7V to 3.6V-logic families.
FEATURES
s
Low propagation delays — 2ns maximum for 3.3V,
2.5ns maximum for 2.7V
Fast output enable/disable times of 5ns maximum
FastBus Charge current to minimize the bus settling
time during active capacitive loading
2.7 to 3.6V V
CC
supply operation;
LV-TTL compatible input and output levels with 3-state
capability
Industry standard pinout compatible to FCT, ALV, LCX,
LVT, and other low voltage logic families
ESD protection exceeds 2000V
Full output swing for increased noise margin
Undershoot and overshoot protection to 400mV
typically
Low ground bounce design
s
s
s
s
s
s
s
s
* This Part Is End Of Life As Of August 1, 2000
BLOCK DIAGRAM
V
CC
OE
A0
B0
B1
B2
B3
A1
A2
A3
GND
1 of 4
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7