电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
UT8Q512K32 16Megabit SRAM MCM
型号:   UT8Q512K32
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   16Megabit SRAM MCM
文件大小 :   138 K    14 页
Logo:   
品牌   AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
购买 :   
  浏览型号UT8Q512K32的Datasheet PDF文件第2页 浏览型号UT8Q512K32的Datasheet PDF文件第3页 浏览型号UT8Q512K32的Datasheet PDF文件第4页 浏览型号UT8Q512K32的Datasheet PDF文件第5页 浏览型号UT8Q512K32的Datasheet PDF文件第6页 浏览型号UT8Q512K32的Datasheet PDF文件第7页 浏览型号UT8Q512K32的Datasheet PDF文件第8页 浏览型号UT8Q512K32的Datasheet PDF文件第9页  
100%
Standard Products
QCOTS
TM
UT8Q512K32 16Megabit SRAM MCM
Data Sheet
June, 2003
FEATURES
q
25ns maximum (3.3 volt supply) address access time
q
MCM contains four (4) 512K x 8 industry-standard
asynchronous SRAMs; the control architecture allows
operation as 8, 16, 24, or 32-bit data width
q
TTL compatible inputs and output levels, three-state
bidirectional data bus
q
Typical radiation performance
- Total dose: 50krads
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = >10 MeV-cm
2
/mg
- Saturated Cross Section cm
2
per bit, 5.0E-9
- <1E-8 errors/bit-day, Adams 90% geosynchronous
heavy ion
q
Packaging options:
- 68-lead dual cavity ceramic quad flatpack (CQFP) -
(weight 7.37 grams)
q
Standard Microcircuit Drawing 5962-01533
- QML T and Q compliant part
INTRODUCTION
The QCOTS
TM
UT8Q512K32 Quantified Commercial
Off-the-Shelf product is a high-performance 2M byte
(16Mbit) CMOS static RAM multi-chip module (MCM),
organized as four individual 524,288 x 8 bit SRAMs with a
common output enable. Memory expansion is provided by
an active LOW chip enable (En), an active LOW output
enable (G), and three-state drivers. This device has a power-
down feature that reduces power consumption by more than
90% when deselected.
Writing to each memory is accomplished by taking the chip
enable (En) input LOW and write enable ( Wn) inputs LOW.
Data on the I/O pins is then written into the location
specified on the address pins (A
0
through A
18
). Reading
from the device is accomplished by taking the chip enable
(En) and output enable (G) LOW while forcing write enable
(Wn) HIGH. Under these conditions, the contents of the
memory location specified by the address pins will appear
on the I/O pins.
The input/output pins are placed in a high impedance state
when the device is deselected (En HIGH), the outputs are
disabled (G HIGH), or during a write operation (En LOW
and Wn LOW). Perform 8, 16, 24 or 32 bit accesses by
making Wn along with En a common input to any
combination of the discrete memory die.
E
3
A(18:0)
G
W
3
E
2
W
2
E
1
W
1
E
0
W
0
512K x 8
512K x 8
512K x 8
512K x 8
DQ(31:24)
or
DQ3(7:0)
DQ(23:16)
or
DQ2(7:0)
DQ(15:3)
or
DQ1(7:0)
DQ(7:0)
or
DQ0(7:0)
Figure 1. UT8Q512K32 SRAM Block Diagram
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7