电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
UPD424100GS-10L-9KD  CAT28F512TA-15T  UPD424100LA-60  CAT28F512TR-15  UPD424100GS-70L-9JD  CAT28F512T-15T  UPD424100GS-10-9JD  CAT28F512TR-15T  CAT28F512TI-90  UPD424101GS-70  
UT54LVDS217 Serializer
型号:   UT54LVDS217
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   Serializer
文件大小 :   119 K    14 页
Logo:   
品牌   AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
购买 :   
  浏览型号UT54LVDS217的Datasheet PDF文件第2页 浏览型号UT54LVDS217的Datasheet PDF文件第3页 浏览型号UT54LVDS217的Datasheet PDF文件第4页 浏览型号UT54LVDS217的Datasheet PDF文件第5页 浏览型号UT54LVDS217的Datasheet PDF文件第6页 浏览型号UT54LVDS217的Datasheet PDF文件第7页 浏览型号UT54LVDS217的Datasheet PDF文件第8页 浏览型号UT54LVDS217的Datasheet PDF文件第9页  
100%
Standard Products
UT54LVDS217 Serializer
Data Sheet
May 8, 2007
FEATURES
15 to 75 MHz shift clock support
Low power consumption
Power-down mode <216μW (max)
Cold sparing all pins
Narrow bus reduces cable size and cost
Up to 1.575 Gbps throughput
Up to 197 Megabytes/sec bandwidth
325 mV (typ) swing LVDS devices for low EMI
PLL requires no external components
Rising edge strobe
Radiation-hardened design; total dose irradiation testing to
MIL-STD-883 Method 1019
- Total-dose: 300 krad(Si) and 1 Mrad(Si)
- Latchup immune (LET > 100 MeV-cm
2
/mg)
Packaging options:
- 48-lead flatpack
Standard Microcircuit Drawing 5962-01534
- QML Q and V compliant part
INTRODUCTION
The UT54LVDS217 Serializer converts 21 bits of CMOS/TTL
data into three LVDS (Low Voltage Differential Signaling) data
streams. A phase-locked transmit clock is transmitted in parallel
with the data streams over a fourth LVDS link. Every cycle of
the transmit clock 21 bits of input data are sampled and
transmitted.
At a transmit clock frequency of 75MHz, 21 bits of TTL data
are transmitted at a rate of 525 Mbps per LVDS data channel.
Using a 75MHz clock, the data throughput is 1.575 Gbit/s (197
Mbytes/sec).
The UT54LVDS217 Serializer allows the use of wide, high
speed TTL interfaces while reducing overall EMI and cable size.
All pins have Cold Spare buffers. These buffers will be high
impedance when V
DD
is tied to V
SS
.
21
CMOS/TTL INPUTS
TTL PARALLEL-TO-LVDS
TTL PARALLEL -TO-LVDS
DATA (LVDS)
TRANSMIT CLOCK IN
POWER DOWN
PLL
CLOCK (LVDS)
Figure 1. UT54LVDS217 Serializer Block Diagram
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7