电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
447FS325XM24  447FS330XM16  447FS329XM20  447FS327XM16  447FS328XW12  447FS326XW22  447FS326XW10  447FS330XM10  447FS328XM18  447FS326XW14  
ML2008 レP Compatible Logarithmic Gain/Attenuator
型号:   ML2008
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   レP Compatible Logarithmic Gain/Attenuator
文件大小 :   158 K    11 页
Logo:   
品牌   MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
购买 :   
  浏览型号ML2008的Datasheet PDF文件第2页 浏览型号ML2008的Datasheet PDF文件第3页 浏览型号ML2008的Datasheet PDF文件第4页 浏览型号ML2008的Datasheet PDF文件第5页 浏览型号ML2008的Datasheet PDF文件第6页 浏览型号ML2008的Datasheet PDF文件第7页 浏览型号ML2008的Datasheet PDF文件第8页 浏览型号ML2008的Datasheet PDF文件第9页  
100%
March 1997
ML2008*, ML2009**
µP
Compatible Logarithmic Gain/Attenuator
GENERAL DESCRIPTION
The ML2008 and ML2009 are digitally controlled
logarithmic gain/attenuators with a range of –24 to +24dB
in 0.1dB steps.
Easy interface to microprocessors is provided by an input
latch and control signals consisting of chip select and
write.
The interface for gain setting of the ML2008 is by an 8-bit
data word, while the ML2009 is designed to interface to a
16-bit data bus with a single write operation by hard-
wiring the gain/attenuation pin or LSB pin. The ML2008
can be power downed by the microprocessor utilizing a
bit in the second write operation.
Absolute gain accuracy is 0.05dB max over supply
tolerance of
±10%
and temperature range.
These CMOS logarithmic gain/attenuators are designed for
a wide variety of applications in telecom, audio, sonar or
general purpose function generation.
* This Part Is End Of Life As Of August 1, 2000
** This Part Is Obsolete
FEATURES
s
s
s
s
s
s
s
s
Low noise
Low harmonic distortion
Gain range
Resolution
Flat frequency response
Low supply current
0dBrnc max with +24dB gain
–60dB max
–24 to +24dB
0.1dB steps
±0.05dB
from 0.3-4kHz
±0.10dB
from 0.1-20kHz
4mA max from
±5V
supplies
TTL/CMOS compatible digital interface
ML2008 is designed to interface to an 8-bit data bus;
ML2009 to 16-bit data bus
BLOCK DIAGRAM
ML2008
V
CC
V
SS
GND
AGND
V
CC
V
SS
GND
ML2009*
AGND
+5
V
IN
–5
+
COARSE
+
FINE
RESISTORS/
SWITCHES
16
DECODERS
8
REGISTER 0
+
BUFFER
V
OUT
+5
V
IN
–5
+
COARSE
+
FINE
RESISTORS/
SWITCHES
16
DECODERS
9
RESISTORS/
SWITCHES
16
+
BUFFER
V
OUT
RESISTORS/
SWITCHES
16
1
PDN
1
REGISTER 1
8
WR
CS
A0
WR
CS
REGISTER 0
9
D0–D8
D1–D8
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7