电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
QEHC49H3510DN1016  QEHC49H3510DN3016  QEHC49H3510DN3016  QEHC49H3510DN5016  QEHC49H3510DN5016  Q62703-Q4850  Q62703-Q4857  QEHC49H3510DO3016  Q62703-Q6236  QEHC49H3510DN5016  
ML4812IQ Power Factor Controller
型号:   ML4812IQ
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   Power Factor Controller
文件大小 :   217 K    16 页
Logo:   
品牌   MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
购买 :   
  浏览型号ML4812IQ的Datasheet PDF文件第2页 浏览型号ML4812IQ的Datasheet PDF文件第3页 浏览型号ML4812IQ的Datasheet PDF文件第4页 浏览型号ML4812IQ的Datasheet PDF文件第5页 浏览型号ML4812IQ的Datasheet PDF文件第6页 浏览型号ML4812IQ的Datasheet PDF文件第7页 浏览型号ML4812IQ的Datasheet PDF文件第8页 浏览型号ML4812IQ的Datasheet PDF文件第9页  
100%
April 1998
ML4812*
Power Factor Controller
GENERAL DESCRIPTION
The ML4812 is designed to optimally facilitate a peak
current control boost type power factor correction system.
Special care has been taken in the design of the ML4812
to increase system noise immunity. The circuit includes a
precision reference, gain modulator, error amplifier, over-
voltage protection, ramp compensation, as well as a high
current output. In addition, start-up is simplified by an
under-voltage lockout circuit with 6V hysteresis.
In a typical application, the ML4812 functions as a
current mode regulator. The current which is necessary to
terminate the cycle is a product of the sinusoidal line
voltage times the output of the error amplifier which is
regulating the output DC voltage. Ramp compensation is
programmable with an external resistor, to provide stable
operation when the duty cycle exceeds 50%.
FEATURES
s
s
Precision buffered 5V reference (±0.5%)
Current-input gain modulator reduces external
components and improves noise immunity
Programmable ramp compensation circuit
1A peak current totem-pole output drive
Overvoltage comparator helps prevent output
voltage “runaway”
Wide common mode range in current sense
comparators for better noise immunity
Large oscillator amplitude for better noise immunity
s
s
s
s
s
* Some Packages Are End Of Life
BLOCK DIAGRAM
(Pin Configuration Shown is for DIP Version)
OVP
5
+
SHDN
S
+
5V
1
Q
Q
10
ISENSE
5V
VCC
OUT
12
R
2
3
GM OUT
EA OUT
ERROR
AMP
UNDER
VOLTAGE
LOCKOUT
IEA
PWR GND
11
VREF
VCC
4
EA–
5V
14
13
+
32V
6
ISINE
GAIN MODULATOR
GND
15
7
16
RAMP COMP
CT
5V
CLOCK
9
8
RT
OSC
1kΩ
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7