电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
SSTDPAD100  FLC167WF  MCM67T415  SSTDPAD5100  SED1567T0  MAX767TCAP  CY3732VP44-167UXC  S-80846CLPF-B67TFG  BFG67W/X  CY3732VP100-167UXC  
CD74HCT194E High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
型号:   CD74HCT194E
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
文件大小 :   526 K    17 页
Logo:   
品牌   VECTRON [ Vectron International, Inc ]
购买 :   
  浏览型号CD74HCT194E的Datasheet PDF文件第2页 浏览型号CD74HCT194E的Datasheet PDF文件第3页 浏览型号CD74HCT194E的Datasheet PDF文件第4页 浏览型号CD74HCT194E的Datasheet PDF文件第5页 浏览型号CD74HCT194E的Datasheet PDF文件第6页 浏览型号CD74HCT194E的Datasheet PDF文件第7页 浏览型号CD74HCT194E的Datasheet PDF文件第8页 浏览型号CD74HCT194E的Datasheet PDF文件第9页  
100%
CD54HC194, CD74HC194,
CD74HCT194
Data sheet acquired from Harris Semiconductor
SCHS164G
September 1997 - Revised May 2006
High-Speed CMOS Logic
4-Bit Bidirectional Universal Shift Register
Description
The ’HC194 and CD74HCT194 are 4-bit shift registers with
Asynchronous Master Reset (MR). In the parallel mode (S0
and S1 are high), data is loaded into the associated flip-flop
and appears at the output after the positive transition of the
clock input (CP). During parallel loading serial data flow is
inhibited. Shift left and shift right are accomplished
synchronously on the positive clock edge with serial data
entered at the shift left (DSL) serial input for the shift left
mode, and at the shift right (DSR) serial input for the shift
right mode. Clearing the register is accomplished by a Low
applied to the Master Reset (MR) pin.
Features
[ /Title
(CD74
HC194,
CD74H
CT194)
/Sub-
ject
(High-
Speed
CMOS
Logic
4-Bit
• Four Operating Modes
- Shift Right, Shift Left, Hold and Reset
• Synchronous Parallel or Serial Operation
• Typical f
MAX
= 60MHz at V
CC
= 5V, C
L
= 15pF,
T
A
= 25
o
C
• Asynchronous Master Reset
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
o
C to 125
o
C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
1µA at V
OL
, V
OH
Ordering Information
PART NUMBER
CD54HC194F3A
CD74HC194E
CD74HC194M
CD74HC194MT
CD74HC194M96
CD74HC194NSR
CD74HC194PW
CD74HC194PWR
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
16 Ld CERDIP
16 Ld PDIP
16 Ld SOIC
16 Ld SOIC
16 Ld SOIC
16 Ld SOP
16 Ld TSSOP
16 Ld TSSOP
16 Ld TSSOP
16 Ld PDIP
Pinout
CD54HC194 (CERDIP)
CD74HC194 (PDIP, SOIC, SOP, TSSOP)
CD74HCT194 (PDIP)
TOP VIEW
MR 1
DSR 2
D
0
3
D
1
4
D
2
5
D
3
6
DSL 7
GND 8
16 V
CC
15 Q
0
14 Q
1
13 Q
2
12 Q
3
11 CP
10 S1
9 S0
CD74HC194PWT
CD74HCT194E
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
2006, Texas Instruments Incorporated
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7