电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
ML6510 Series Programmable Adaptive Clock Manager (PACMan⑩)
型号:   ML6510
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   Series Programmable Adaptive Clock Manager (PACMan⑩)
文件大小 :   241 K    18 页
Logo:   
品牌   MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
购买 :   
  浏览型号ML6510的Datasheet PDF文件第2页 浏览型号ML6510的Datasheet PDF文件第3页 浏览型号ML6510的Datasheet PDF文件第4页 浏览型号ML6510的Datasheet PDF文件第5页 浏览型号ML6510的Datasheet PDF文件第6页 浏览型号ML6510的Datasheet PDF文件第7页 浏览型号ML6510的Datasheet PDF文件第8页 浏览型号ML6510的Datasheet PDF文件第9页  
100%
March 1997
ML6510*
Series Programmable Adaptive
Clock Manager (PACMan™)
GENERAL DESCRIPTION
The ML6510 (Super PACMan™) is a Programmable
Adaptive Clock Manager which offers an ideal solution for
managing high speed synchronous clock distribution in
next generation, high speed personal computer and
workstation system designs. It provides eight channels of
deskew buffers that adaptively compensate for clock skew
using only a single trace. The input clock can be either
TTL or PECL, selected by a bit in the control register.
Frequency multiplication or division is possible using the
M&N divider ratio, within the maximum frequency limit.
0.5X, 1X, 2X and 4X clocks can be easily realized.
The ML6510 is implemented using a low jitter PLL with
on-chip loop filter. The ML6510 deskew buffers adaptively
compensate for clock skew on PC boards. An internal
skew sense circuit is used to sense the skew caused by the
PCB trace and load delays. The sensing is done by
detecting a reflection from the load and the skew is
corrected adaptively via a unique phase control delay
circuit to provide low load-to-load skew, at the end of the
PCB traces. Additionally, the ML6510 supports PECL
reference clock outputs for use in the generation of clock
trees with minimal part-to-part skew. The chip configuration
can be programmed to generate the desired output
frequency using the internal ROM or an external serial
EEPROM or a standard two-wire serial microprocessor
interface.
FEATURES
s
s
Input clocks can be either TTL or PECL with low
input to output clock phase error
8 independent, automatically deskewed clock
outputs with up to 5ns of on-board deskew range
(10ns round trip)
Controlled edge rate TTL-compatible CMOS clock
outputs capable of driving 40Ω PCB traces
10 to 80MHz (6510-80) or 10 to 130MHz (6510-130)
input and output clock frequency range
Less than 500ps skew between inputs
at the
device loads
Small-swing reference clock outputs for minimizing
part-to-part skew
Frequency multiplication or division is possible using
the M&N divider ratio
Lock output indicates PLL and deskew buffer lock
Test mode operation allows PLL and deskew buffer
bypass for board debug
Supports industry standard processors like Pentium,
Mips, SPARC, PowerPC, Alpha, etc.
s
s
s
s
s
s
s
s
*Some Packages Are Obsolete
SYSTEM BLOCK DIAGRAM
LOCAL BUS
CPU
CACHE
CONTROLLER
CACHE
RAM
CLK
CLOCK SUBSYSTEM
CLOCK IN
ML6510
8 •
CLOCK OUT TO
COMPONENTS
MEMORY BUS
MEMORY BUS
CONTROLLER
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7