电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
TZX9V1D  TSC-1D1215NH  VJ1808X102KFAAC  TSC-1D1205N  TSC-1D0515N  UMZ4.7K  TZX30X  TSC-1D0512NH  XF10B11F-C1-2MS  VTSR2003103FT0  
ML6554CU 3A Bus Termination Regulator
型号:   ML6554CU
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
在线打开PDF文件   需安装PDF阅读软件
描述:   3A Bus Termination Regulator
文件大小 :   170 K    14 页
Logo:   
品牌   MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
购买 :   
  浏览型号ML6554CU的Datasheet PDF文件第2页 浏览型号ML6554CU的Datasheet PDF文件第3页 浏览型号ML6554CU的Datasheet PDF文件第4页 浏览型号ML6554CU的Datasheet PDF文件第5页 浏览型号ML6554CU的Datasheet PDF文件第6页 浏览型号ML6554CU的Datasheet PDF文件第7页 浏览型号ML6554CU的Datasheet PDF文件第8页 浏览型号ML6554CU的Datasheet PDF文件第9页  
100%
P
POWER SO
rmance
High-Perfo
age
sipation Pack
Thermal Dis
FEATURING
November 1999
PRELIMINARY
ML6554
3A Bus Termination Regulator
GENERAL DESCRIPTION
The ML6554 switching regulator is designed to convert
voltage supplies ranging from 2.3V to 4V into a desired
output voltage or termination voltage for various
applications. The ML6554 can be implemented to
produce regulated output voltages in two different modes.
In the default mode, when the V
REF
pin is open, the
ML6554 output voltage is 50% of the voltage applied to
V
CCQ
. The ML6554 can also be used to produce various
user-defined voltages by forcing a voltage on the VREF
IN
pin. In this case, the output voltage follows the input
VREF
IN
voltage. The switching regulator is capable of
sourcing or sinking up to 3A of current while regulating an
output V
TT
voltage to within 3% or less.
The ML6554, used in conjunction with series termination
resistors, provides an excellent voltage source for active
termination schemes of high speed transmission lines as
those seen in high speed memory buses and distributed
backplane designs. The voltage output of the regulator
can be used as a termination voltage for other bus
interface standards such as SSTL, CMOS, Rambus
,
GTL+, VME, LV-CMOS, LV-TTL, and PECL.
FEATURES
s
s
s
s
Power SOP package
Can source and sink up to 3A, no heat sink required
Integrated Power MOSFETs
Generates termination voltages for SSTL-2 SDRAM,
SGRAM, or equivalent memories
Generates termination voltages for active termination
schemes for GTL+, Rambus, VME, LV-TTL, PECL and
other high speed logic
V
REF
input available for external voltage divider
Separate voltages for V
CCQ
and PV
DD
Buffered V
REF
output
V
OUT
of ±3% or less at 3A
Minimum external components
Shutdown for standby or suspend mode operation
Thermal Shutdown
»
130ºC
s
s
s
s
s
s
s
s
BLOCK DIAGRAM
15
16
14
1
9
VDD
12
2
7
VCCQ
AVCC
VREFOUT
OSCILLATOR/
RAMP
GENERATOR
VDD
SHDN
PVDD1
PVDD2
VL1
(VOUT)
3
200kΩ
+
VREF BUFFER
+
+
ERROR AMP
RAMP
COMPARATOR
S
R
Q
Q
VL2
(VOUT)
6
11
VREFIN
200kΩ
AGND
13
VFB
DGND
PGND1
PGND2
10
8
4
5
1
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7