HYB18T1G800C4F-3 [QIMONDA]
DDR DRAM, 128MX8, 0.45ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60;型号: | HYB18T1G800C4F-3 |
厂家: | QIMONDA AG |
描述: | DDR DRAM, 128MX8, 0.45ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60 动态存储器 双倍数据速率 |
文件: | 总58页 (文件大小:1898K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
November 2008
HYB18T1G400C4F
HYB18T1G800C4F
HYB18T1G160C4F
1-Gbit Double-Data-Rate-Two SDRAM
DDR2 SDRAM
EU RoHS Compliant Products
Internet Data Sheet
Rev. 1.01
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Revision History: Rev. 1.01, 2008-11
106 IDD Values updated
Previous Revision: Rev. 1.00, 2008-10
All
All
IDD Values added
DDR2-1066 removed
Previous Revision: Rev. 0.51, 2008-08
All Editorial changes
Previous Revision: Rev. 0.50, 2008-02
All First revision
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
techdoc@qimonda.com
qag_techdoc_A4, 4.22, 2008-07-22
04212008-66HT-ZLFE
2
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
1
Overview
This chapter gives an overview of the 1-Gbit Double-Data-Rate-Two SDRAM product family and describes its main
characteristics.
1.1
Features
The 1-Gbit Double-Data-Rate-Two SDRAM offers the following key features:
•
1.8 V ± 0.1 V Power Supply
•
Posted CAS by programmable additive latency for better
command and data bus efficiency
1.8 V ± 0.1 V (SSTL_18) compatible I/O
DRAM organizations with 4,8,16 data in/outputs
Double Data Rate architecture:
•
•
•
Off-Chip-Driver impedance adjustment (OCD) and
On-Die-Termination (ODT) for better signal quality
Auto-Precharge operation for read and write bursts
Auto-Refresh, Self-Refresh and power saving Power-
Down modes
Operating temperature range 0 °C to 95 °C
Average Refresh Period 7.8 μs at a TCASE lower
than 85 °C, 3.9 μs between 85 °C and 95 °C
Programmable self refresh rate via EMRS2 setting
Programmable partial array refresh via EMRS2 settings
Full and reduced Strength Data-Output Drivers
1KB page size for ×4 and ×8, 2KB page size for ×16
Packages: PG-TFBGA-60, PG-TFBGA-84
RoHS Compliant Products1)
– two data transfers per clock cycle
•
•
– eight internal banks for concurrent operation
Programmable CAS Latency: 3, 4, 5, 6, 7 and 8
Programmable Burst Length: 4 and 8
•
•
•
•
•
•
Differential clock inputs (CK and CK)
Bi-directional, differential data strobes (DQS and DQS) are
transmitted / received with data. Edge aligned with read
data and center-aligned with write data.
DLL aligns DQ and DQS transitions with clock
DQS can be disabled for single-ended data strobe
operation
Commands entered on each positive clock edge, data and
data mask are referenced to both edges of DQS
Data masks (DM) for write data
•
•
•
•
•
•
•
•
•
•
•
All Speed grades faster than DDR2–400 comply with
DDR2–400 timing specifications when run at a clock rate
of 200 MHz.
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
For more information please visit www.qimonda.com/green_products.
Rev. 1.01, 2008-11
3
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 1
Performance Table
QAG Speed Code
–25F
–2.5
–3
–3S
Unit
Note
DRAM Speed Grade
DDR2
–800D
5–5–5
–800E
6–6–6
–667C
4–4–4
–667D
5–5–5
CAS-RCD-RP latencies
tCK
Max. Clock Frequency
CL3
CL4
CL5
CL6
CL7
fCK3
fCK4
fCK5
fCK6
fCK7
tRCD
tRP
200
266
400
400
400
12.5
12.5
40
200
266
333
400
400
15
200
333
333
–
200
266
333
–
MHz
MHz
MHz
MHz
MHz
ns
–
–
Min. RAS-CAS-Delay
Min. Row Precharge Time
Min. Row Active Time
Min. Row Cycle Time
12
12
40
52
15
15
15
40
55
18
15
ns
tRAS
tRC
40
ns
52.5
15
55
ns
1)2)
Precharge-All (8 banks) command
period
tPREA
17.5
ns
1) This tPREA value is the minimum value at which this chip will be functional.
2) Precharge-All command for an 8 bank device will equal to tRP + 1 × tCK or tnRP + 1 × nCK, depending on the speed bin,
where tnRP = RU{ tRP / tCK(avg) } and tRP is the value for a single bank precharge.
1.2
Description
The 1-Gbit DDR2 DRAM is a high-speed Double-Data-Rate-
Two CMOS Synchronous DRAM device containing
1,073,741,824 bits and internally configured as an octal bank
DRAM.
The 1-Gbit device is organized as 32 Mbit ×4 I/O ×8 banks or
16 Mbit ×8 I/O ×8 banks or 8 Mbit ×16 I/O ×8 banks chip.
All of the control and address inputs are synchronized with a
pair of externally supplied differential clocks. Inputs are
latched at the cross point of differential clocks (CK rising and
CK falling). All I/Os are synchronized with a single ended
DQS or differential DQS-DQS pair in a source synchronous
fashion.
These synchronous devices achieve high speed transfer
rates starting at 400 Mb/sec/pin for general applications. See
Table 1 for performance figures.
A 17 bit address bus for ×4 and ×8 organised components
and a 16 bit address bus for ×16 components is used to
convey row, column and bank address information in a RAS-
CAS multiplexing style.
The device is designed to comply with all DDR2 DRAM key
features:
The DDR2 device operates with a 1.8 V ± 0.1 V power
supply. An Auto-Refresh and Self-Refresh mode is provided
along with various power-saving power-down modes.
1. Posted CAS with additive latency.
2. Write latency = read latency - 1.
3. Normal and weak strength data-output driver.
4. Off-Chip Driver (OCD) impedance adjustment.
5. On-Die Termination (ODT) function.
The functionality described and the timing specifications
included in this data sheet are for the DLL Enabled mode of
operation.
The DDR2 SDRAM is available in TFBGA package.
Rev. 1.01, 2008-11
4
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 2
Ordering Information for RoHS Compliant Products
Product Type1)
Org. Speed
CAS-RCD-RP
Latencies2)3)4)
Clock (MHz) Package
Note5)
Standard Temperature Range (0 °C - 95 °C)
DDR2-800E( 6-6-6 )
HYB18T1G160C4F-2.5
HYB18T1G800C4F-2.5
DDR2-800D( 5-5-5 )
×16 DDR2-800E 6-6-6
×8 DDR2-800E 6-6-6
400
400
PG-TFBGA-84
PG-TFBGA-60
HYB18T1G160C4F-25F ×16 DDR2-800D 5-5-5
400
400
400
PG-TFBGA-84
PG-TFBGA-60
PG-TFBGA-60
HYB18T1G400C4F-25F ×4
HYB18T1G800C4F-25F ×8
DDR2-667D( 5-5-5 )
DDR2-800D 5-5-5
DDR2-800D 5-5-5
HYB18T1G160C4F-3S
HYB18T1G400C4F-3S
HYB18T1G800C4F-3S
DDR2-667C( 4-4-4 )
HYB18T1G800C4F-3
×16 DDR2-667D 5-5-5
333
333
333
PG-TFBGA-84
PG-TFBGA-60
PG-TFBGA-60
×4
×8
DDR2-667D 5-5-5
DDR2-667D 5-5-5
×8
DDR2-667C 4-4-4
333
PG-TFBGA-60
1) For detailed information regarding product type of Qimonda please see chapter "Product Nomenclature" of this data sheet.
2) CAS: Column Address Strobe
3) RCD: Row Column Delay
4) RP: Row Precharge
5) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit
www.qimonda.com/green_products.
Rev. 1.01, 2008-11
5
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
2
Configuration
This chapter contains the chip configuration.
2.1
Configuration for FBGA-60
The chip configuration of a DDR2 SDRAM is listed by function in Table 3. The abbreviations used in the Ball# and BufferType
column are explained in Table 4 and Table 5 respectively.
TABLE 3
Configuration
Ball#
Name
Ball
Type
Buffer
Type
Function
Clock Signals ×4 /×8 Organizations
E8
F8
F2
CK
I
I
I
SSTL
SSTL
SSTL
Clock Signal CK, CK
Clock Enable
CK
CKE
Control Signals ×4 /×8 Organizations
F7
G7
F3
G8
RAS
CAS
WE
I
I
I
I
SSTL
SSTL
SSTL
SSTL
Row Address Strobe (RAS), Column Address Strobe (CAS),
Write Enable (WE)
CS
Chip Select
Address Signals ×4 /×8 Organizations
G2
G3
G1
BA0
BA1
BA2
I
I
I
SSTL
SSTL
SSTL
Bank Address Bus 2:0
Rev. 1.01, 2008-11
6
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Ball#
Name
Ball
Type
Buffer
Type
Function
H8
H3
H7
J2
A0
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Address Signal 13:0, Address Signal 10/Autoprecharge
A1
A2
A3
J8
A4
J3
A5
J7
A6
K2
K8
K3
H2
A7
A8
A9
A10
AP
A11
A12
A13
K7
L2
L8
Data Signals ×4 /×8 Organizations
C8
C2
D7
D3
D1
D9
B1
B9
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Data Signal 3:0
Data Signal 7:4
Data Strobe ×4 /×8 Organizations
B7
A8
DQS
DQS
I/O
I/O
SSTL
SSTL
Data Strobe
Data Strobe ×8 Organization
B3
A2
RDQS
RDQS
O
O
SSTL
SSTL
Read Data Strobe
Data Mask ×4 /×8 Organizations
B3 DM
Power Supplies ×4 Organization
I
SSTL
–
Data Mask
A9, C1, C3, C7, VDDQ
PWR
I/O Driver Power Supply
C9
A1, E9, H9, L1 VDD
PWR
PWR
–
–
Power Supply
A7, B2, B8, D2, VSSQ
I/O Driver Power Supply
D8
A3, J1, K9, E3 VSS
PWR
AI
–
–
Power Supply
E2
VREF
I/O Reference Voltage
Rev. 1.01, 2008-11
7
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Ball#
Name
Ball
Type
Buffer
Type
Function
E1
E7
VDDL
PWR
PWR
–
–
Power Supply
Power Supply
VSSDL
Power Supplies ×8 Organization
A9, C1, C3, C7, VDDQ
PWR
–
I/O Driver Power Supply
C9
A1, E9, H9, L1 VDD
PWR
PWR
–
–
Power Supply
A7, B2, B8, D2, VSSQ
I/O Driver Power Supply
D8
A3, J1,E3, K9 VSS
PWR
AI
–
–
–
–
Power Supply
E2
E1
E7
VREF
VDDL
VSSDL
I/O Reference Voltage
Power Supply
PWR
PWR
Power Supply
Not Connected ×4 Organization
L3, L7 NC NC
Not Functional ×4 Organization
–
–
Not Connected
Not Functional
A2, B1, B9, D1, NF
D9
NF
Not Connected ×8 Organization
L3, L7 NC NC
Other Balls ×4 /×8 Organizations
F9 ODT
–
Not Connected
I
SSTL
On-Die Termination Control
Rev. 1.01, 2008-11
8
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 4
Abbreviations for Ball Type
Abbreviation
Description
I
Standard input-only ball. Digital levels
Output. Digital levels
I/O is a bidirectional input/output signal
Input. Analog levels
Power
O
I/O
AI
PWR
GND
NC
NF
Ground
Not Connected
Not Functional
TABLE 5
Abbreviations for Buffer Type
Abbreviation
Description
SSTL
Serial Stub Terminated Logic (SSTL_18)
Low Voltage CMOS
LV-CMOS
CMOS
OD
CMOS Levels
Open Drain. The corresponding ball has 2 operational states, active low and tristate, and
allows multiple devices to share as a wire-OR.
Rev. 1.01, 2008-11
9
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 1
Chip Configuration for ×4 components, FBGA-60, Top View
ꢃ
ꢆ
ꢅ
ꢉ
ꢂ
ꢈ
ꢁ
ꢊ
ꢇ
$
9''
966
9664
9''4
1)
'46
9664
9664
%
&
'
(
)
*
+
-
1)
'0
'46
1)
9''4
9''4
9''4
9''4
'4ꢃ
'4ꢀ
9664
9664
1)
'4ꢅ
'4ꢆ
966'/
5$6
&$6
$ꢆ
1)
9''/
95()
966
9''
&.
&.
&6
$ꢀ
&.(
%$ꢀ
$ꢃꢀꢄ$3
$ꢅ
:(
%$ꢃ
$ꢃ
2'7
%$ꢆ
9''
966
$ꢂ
$ꢈ
$ꢉ
966
.
/
$ꢁ
$ꢇ
$ꢃꢃ
1&
$ꢊ
9''
$ꢃꢆ
1&
ꢋ$ꢃꢅ
0337ꢀꢁꢂꢀ
Notes
1. VDDL and VSSDL are power and ground for the DLL. VDDL is connected to VDD on the device. VDD, VDDQ, VSSDL, VSS, and VSSQ
are isolated on the device.
Rev. 1.01, 2008-11
10
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 2
Chip Configuration for ×8 Components, FBGA-60, Top View
ꢃ
ꢆ
ꢅ
ꢉ
ꢂ
ꢈ
ꢁ
ꢊ
ꢇ
$
9''
966
9664
9''4
18ꢄ5'46
'46
9664
9664
%
&
'
(
)
*
+
-
'4ꢈ
'0ꢄ5'46
'46
'4ꢁ
9''4
9''4
9''4
9''4
'4ꢃ
'4ꢀ
9664
9664
'4ꢉ
'4ꢅ
'4ꢆ
966'/
5$6
&$6
$ꢆ
'4ꢂ
9''/
95()
966
9''
&.
&.
&6
$ꢀ
&.(
%$ꢀ
$ꢃꢀꢄ$3
$ꢅ
:(
%$ꢃ
$ꢃ
2'7
%$ꢆ
9''
966
$ꢂ
$ꢈ
$ꢉ
966
.
/
$ꢁ
$ꢇ
$ꢃꢃ
1&
$ꢊ
9''
$ꢃꢆ
1&
$ꢃꢅ
0337ꢀꢈꢂꢀ
Notes
1. RDQS / RDQS are enabled by EMRS(1) command.
2. If RDQS / RDQS is enabled, the DM function is disabled
3. When enabled, RDQS & RDQS are used as strobe signals during reads.
4. VDDL and VSSDL are power and ground for the DLL. VDDL is connected to VDD on the device. VDD, VDDQ, VSSDL, VSS, and VSSQ
are isolated on the device.
Rev. 1.01, 2008-11
11
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
2.2
Configuration for FBGA-84
The chip configuration of a DDR2 SDRAM is listed by function in Table 6. The abbreviations used in the Ball#/Buffer Type
columns are explained in Table 7 and Table 8 respectively.
TABLE 6
Configuration
Ball#
Name
Ball
Type
Buffer
Type
Function
Clock Signals ×16 Organization
J8
CK
I
I
I
SSTL
SSTL
SSTL
Clock Signal CK, CK
Clock Enable
K8
K2
CK
CKE
Control Signals ×16 Organization
K7
L7
K3
L8
RAS
CAS
WE
I
I
I
I
SSTL
SSTL
SSTL
SSTL
Row Address Strobe (RAS), Column Address Strobe (CAS),
Write Enable (WE)
CS
Chip Select
Address Signals ×16 Organization
L2
BA0
BA1
BA2
A0
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Bank Address Bus 2:0
L3
L1
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
Address Signal 12:0, Address Signal 10/Autoprecharge
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
AP
A11
A12
P7
R2
Data Signals ×16 Organization
Rev. 1.01, 2008-11
12
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Ball#
Name
Ball
Type
Buffer
Type
Function
G8
G2
H7
H3
H1
H9
F1
F9
C8
C2
D7
D3
D1
D9
B1
B9
DQ0
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Data Signal Lower Byte 7:0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
Data Signal Upper Byte 15:8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
Data Strobe ×16 Organization
B7
A8
F7
E8
UDQS
UDQS
LDQS
LDQS
I/O
I/O
I/O
I/O
SSTL
SSTL
SSTL
SSTL
Data Strobe Upper Byte
Data Strobe Lower Byte
Data Mask ×16 Organization
B3
F3
UDM
LDM
I
I
SSTL
SSTL
Data Mask Upper Byte
Data Mask Lower Byte
Power Supplies ×16 Organization
J2
VREF
AI
–
–
I/O Reference Voltage
A9, C1, C3, C7, VDDQ
C9, E9, G1, G3,
G7, G9
PWR
I/O Driver Power Supply
J1
VDDL
PWR
PWR
–
–
Power Supply
Power Supply
A1, E1, J9, M9, VDD
R1
A7, B2, B8, D2, VSSQ
D8, E7, F2, F8,
H2, H8
PWR
–
Power Supply
J7
VSSDL
PWR
PWR
–
–
Power Supply
Power Supply
A3, E3, J3, N1, VSS
P9
Not Connected ×16 Organization
A2, E2, R3, R7, NC
R8
NC
–
Not Connected
Rev. 1.01, 2008-11
13
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Ball#
Name
Ball
Type
Buffer
Type
Function
Other Balls ×16 Organization
K9 ODT
I
SSTL
On-Die Termination Control
Rev. 1.01, 2008-11
14
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 7
Abbreviations for Ball Type
Abbreviation
Description
I
Standard input-only ball. Digital levels.
Output. Digital levels.
I/O is a bidirectional input/output signal.
Input. Analog levels.
Power
O
I/O
AI
PWR
GND
NC
Ground
Not Connected
TABLE 8
Abbreviations for Buffer Type
Abbreviation
Description
SSTL
Serial Stub Terminated Logic (SSTL_18)
Low Voltage CMOS
LV-CMOS
CMOS
OD
CMOS Levels
Open Drain. The corresponding ball has 2 operational states, active low and tristate, and
allows multiple devices to share as a wire-OR.
Rev. 1.01, 2008-11
15
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 3
Chip Configuration for x16 Components in FBGA–84, Top View
ꢃ
ꢆ
ꢅ
ꢉ
ꢂ
$
%
&
'
(
)
ꢈ
ꢁ
ꢊ
ꢇ
9''
1&
966
9664
9''4
8'46
9664
9664
'4ꢃꢉ
8'0
8'46
'4ꢃꢂ
9''4
9''4
9''4
9''4
'4ꢇ
'4ꢊ
9664
9664
'4ꢃꢆ
'4ꢃꢃ
'4ꢃꢀ
'4ꢃꢅ
9''
966
9664
9''4
1&
/'46
9664
9664
'4ꢈ
/'0
/'46
'4ꢁ
9''4
9''4
9''4
9''4
*
+
-
'4ꢃ
'4ꢀ
9664
9664
'4ꢉ
'4ꢅ
'4ꢆ
966'/
5$6
&$6
$ꢆ
'4ꢂ
9''/
95()
966
9''
&.
&.
&6
$ꢀ
$ꢉ
$ꢊ
1&
.
/
&.(
%$ꢀ
$ꢃꢀꢄ$3
$ꢅ
:(
%$ꢃ
$ꢃ
2'7
%$ꢆ
9''
0
1
3
5
966
$ꢂ
$ꢈ
966
$ꢁ
$ꢇ
$ꢃꢃ
9''
$ꢃꢆ
1&
1&
03%7ꢀꢁꢉꢀ
Notes
1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
3. VDDL and VSSDL are power and ground for the DLL. VDDL is connected to VDD on the device. VDD, VDDQ, VSSDL, VSS, and VSSQ
are isolated on the device.
Rev. 1.01, 2008-11
16
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
2.3
Addressing
This chapter describes the DDR2 addressing.
TABLE 9
Addressing
Configuration
256 Mb x 41)
128 Mb x 82)
64 Mb x163)
Note
Bank Address
Number of Banks
Auto Precharge
Row Address
BA[2:0]
8
BA[2:0]
8
BA[2:0]
8
A10 / AP
A[13:0]
A11, A[9:0]
A10 / AP
A[13:0]
A[9:0]
10
A10 / AP
A[12:0]
A[9:0]
10
Column Address
4)
5)
Number of Column Address Bits 11
Number of I/Os
4
8
16
Page Size [Bytes]
1024 (1 K)
1024 (1 K)
2048 (2 K)
1) Referred to as ’org’
2) Referred to as ’org’
3) Referred to as ’org’
4) Referred to as ’colbits’
5) PageSize = 2colbits × org/8 [Bytes]
Rev. 1.01, 2008-11
17
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
3
Functional Description
This chapter contains the functional description.
3.1
Mode Register Set (MRS)
The mode register stores the data for controlling the various operating modes of DDR2 SDRAM.
%$ꢆ %$ꢃ %$ꢀ $ꢃꢅ $ꢃꢆ $ꢃꢃ $ꢃꢀ $ꢇ
$ꢊ
$ꢁ
70
$ꢈ
$ꢂ
&/
$ꢉ
$ꢅ
%7
$ꢆ
$ꢃ
%/
$ꢀ
:5
Z
'//
ꢀ
ꢀ
ꢀ
ꢀ
3'
Z
UHJꢌꢋDGGU
Z
Z
Z
Z
Z
03%7ꢀꢉꢃꢀ
TABLE 10
Mode Register Definition, BA2:0 = 000B
Field
Bits
Type1)
Description
BA2
16
reg. addr.
Bank Address 2
0B
BA2 Bank Address
BA1
BA0
A13
PD
15
14
13
12
Bank Address 1
0B
BA1 Bank Address
Bank Address 0
0B
BA0 Bank Address
Address Bus
0B
A13 Address bit 13
w
w
Active Power-Down Mode Select
0B
1B
PD Fast exit
PD Slow exit
WR
[11:9]
Write Recovery2)
Note: All other bit combinations are illegal.
001B WR 2
010B WR 3
011B WR 4
100B WR 5
101B WR 6
110B WR 7
111B WR 8
DLL
TM
8
7
w
w
DLL Reset
0B
1B
DLL No
DLL Yes
Test Mode
0B
1B
TM Normal Mode
TM Vendor specific test mode
Rev. 1.01, 2008-11
18
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Field
Bits
Type1)
Description
CL
[6:4]
w
CAS Latency
Note: All other bit combinations are illegal.
011B CL 3
100B CL 4
101B CL 5
110B CL 6
111B CL 7
BT
BL
3
w
w
Burst Type
0B
1B
BT Sequential
BT Interleaved
[2:0]
Burst Length
Note: All other bit combinations are illegal.
010B BL 4
011B BL 8
1) w = write only register bits
2) Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and
rounding up to the next integer: WR [cycles] ≥ tWR (ns) / tCK (ns). The mode register must be programmed to fulfill the minimum requirement
for the analogue tWR timing WRMIN is determined by tCK.MAX and WRMAX is determined by tCK.MIN
.
Rev. 1.01, 2008-11
19
04212008-66HT-ZLFE
U
HJ
ꢌꢋD
G
G
Uꢋ
Zꢋ
Zꢋ
Zꢋ
Zꢋ
Zꢋ
Zꢋ
Zꢋ
Zꢋ
0
3
%
7ꢀ
ꢅꢊꢀꢋ
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
3.2
Extended Mode Register EMR(1)
The Extended Mode Register EMR(1) stores the data for
enabling or disabling the DLL, output driver strength, additive
latency, OCD program, ODT, DQS and output buffers
disable, RDQS and RDQS enable.
%
$
ꢆꢋ %
$
ꢃꢋ %
$
ꢀꢋ $
ꢃ
ꢅꢋ $
ꢃ
ꢆꢋ $
ꢃꢃ
ꢋ $
ꢃ
ꢀꢋ
$
ꢇꢋ
&'
$
ꢊꢋ
$
ꢁꢋ
$
ꢈꢋ
$
ꢂꢋ
$
ꢉꢋ
/ꢋ
$
ꢅꢋ
$
ꢆꢋ
$
ꢃꢋ
$
ꢀꢋ
/ꢋ
2
ꢋ
3U
R
J
U
DPꢋ
ꢀꢋ
4ꢋ I 5'
4
6ꢋ '4
6
ꢋ
5ꢋW
$
5ꢋW
',&ꢋ '/
ꢀꢋ
ꢃꢋ
ꢀꢋ
Wꢀ
Wꢀ
RI ꢀ
TABLE 11
Extended Mode Register Definition, BA2:0 = 001B
Field
Bits Type1)
Description
Bank Address 2
0B BA2 Bank Address
Bank Address 1
BA2
16
15
14
13
12
reg. addr.
BA1
BA0
A13
Qoff
0B
BA1 Bank Address
Bank Address 0
1B
BA0 Bank Address
w
w
Address Bus
0B
A13 Address bit 13
Output Disable
0B
1B
QOff Output buffers enabled
QOff Output buffers disabled
RDQS
DQS
11
w
w
w
Read Data Strobe Output (RDQS, RDQS)
0B
1B
RDQS Disable
RDQS Enable
10
Complement Data Strobe (DQS Output)
0B
1B
DQS Enable
DQS Disable
OCD
Program
[9:7]
Off-Chip Driver Calibration Program
000B OCD OCD calibration mode exit, maintain setting
001B OCD Drive (1)
010B OCD Drive (0)
100B OCD Adjust mode
111B OCD OCD calibration default
AL
[5:3]
w
Additive Latency
Note: All other bit combinations are illegal.
000B AL 0
001B AL 1
010B AL 2
011B AL 3
100B AL 4
101B AL 5
110B AL 6
Rev. 1.01, 2008-11
20
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Field
Bits Type1)
Description
RTT
6,2
w
Nominal Termination Resistance of ODT
Note: See Table 21 “ODT DC Electrical Characteristics” on Page 28
00B RTT ∞ (ODT disabled)
01B RTT 75 Ohm
10B RTT 150 Ohm
11B RTT 50 Ohm
DIC
DLL
1
0
w
w
Off-chip Driver Impedance Control
0B
1B
DIC Full (Driver Size = 100%)
DIC Reduced
DLL Enable
0B
1B
DLL Enable
DLL Disable
1) w = write only register bits
Rev. 1.01, 2008-11
21
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
3.3
Extended Mode Register EMR(2)
The Extended Mode Registers EMR(2) and EMR(3) are reserved for future use and must be programmed when setting the
mode register during initialization.
%$ꢆ %$ꢃ %$ꢀ $ꢃꢅ $ꢃꢆ $ꢃꢃ $ꢃꢀ
$ꢇ
$ꢊ
$ꢁ
$ꢈ
$ꢂ
$ꢉ
$ꢅ
$ꢆ
$ꢃ
$ꢀ
ꢀ
ꢃ
ꢀ
ꢀ
65)
ꢀ
3$65
UHJꢌꢋDGGU
03%7ꢆꢅꢆꢀ
TABLE 12
EMR(2) Programming Extended Mode Register Definition, BA2:0=010B
Field Bits
Type1)
Description
BA2
16
w
Bank Address
0B
BA2 Bank Address
BA
[15:14]
w
Bank Adress
00B BA MRS
01B BA EMRS(1)
10B BA EMRS(2)
11B BA EMRS(3): Reserved
A
[13:8]
7
w
w
Address Bus
000000B A Address bits
SRF
Address Bus, High Temperature Self Refresh Rate for TCASE > 85°C
0B
1B
A7 disable
A7 enable 2)
A
[6:3]
3
w
Address Bus
0000B A Address bits
DCC
Duty Cycle Correction (DCC) is enable when DLL is on
0B
1B
don’t care
don’t care
Partial Self Refresh for 8 banks
PASR [2:0]
w
Address Bus, Partial Array Self Refresh for 8 Banks3)
Note: Only for 1G and 2G components
000B PASR0 Full Array
001B PASR1 Half Array (BA[2:0]=000, 001, 010 & 011)
010B PASR2 Quarter Array (BA[2:0]=000, 001)
011B PASR3 1/8 array (BA[2:0] = 000)
100B PASR4 3/4 array (BA[2:0]= 010, 011, 100, 101, 110 & 111)
101B PASR5 Half array (BA[2:0]=100, 101, 110 & 111)
110B PASR6 Quarter array (BA[2:0]= 110 & 111)
111B PASR7 1/8 array(BA[2:0]=111)
1) w = write only
2) When DRAM is operated at 85°C ≤ TCase ≤ 95°C the extended self refresh rate must be enabled by setting bit A7 to 1 before the self refresh
mode can be entered.
3) If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refresh
is entered. Data integrity will be maintained if tREF conditions are met and no Self Refresh command is issued.
Rev. 1.01, 2008-11
22
04212008-66HT-ZLFE
UH
JꢌꢋD
GGUꢋ
0
3
%
7ꢀ
ꢉꢀꢀꢋ
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
3.4
Extended Mode Register EMR(3)
The Extended Mode Register EMR(3) is reserved for future
use and all bits except BA0 and BA1 must be programmed to
0 when setting the mode register during initialization.
%
$
ꢆꢋ %
$
ꢃꢋ %
$
ꢀꢋ $
ꢃ
ꢅꢋ $
ꢃ
ꢆꢋ $
ꢃꢃ
ꢋ $
ꢃ
ꢀꢋ
$
ꢇꢋ
$
ꢊꢋ
$
ꢁꢋ
ꢀꢋ
$ꢈꢋ
$
ꢂꢋ
$
ꢉꢋ
$
ꢅꢋ
$ꢆꢋ
$
ꢃꢋ
$ꢀꢋ
ꢀꢋ
ꢃꢋ
ꢃꢋ
TABLE 13
EMR(3) Programming Extended Mode Register Definition, BA2:0=011B
Field
Bits
Type1)
Description
BA2
16
reg.addr
Bank Address 2
0B
BA2 Bank Address
BA1
BA0
A
15
Bank Adress 1
1B
BA1 Bank Address
14
Bank Adress 0
1B
BA0 Bank Address
[13:0]
w
Address Bus 13:0
00000000000000BA[13:0] Address bits
1) w = write only
Rev. 1.01, 2008-11
23
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
3.5
Burst Mode Operation
TABLE 14
Burst Length and Sequence
Burst Length
Starting Address
(A2 A1 A0)
Sequential Addressing
(decimal)
Interleave Addressing
(decimal)
4
× 0 0
× 0 1
×1 0
0, 1, 2, 3
0, 1, 2, 3
1, 2, 3, 0
1, 0, 3, 2
2, 3, 0, 1
2, 3, 0, 1
×1 1
3, 0, 1, 2
3, 2, 1, 0
8
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
0, 1, 2, 3, 4, 5, 6, 7
1, 2, 3, 0, 5, 6, 7, 4
2, 3, 0, 1, 6, 7, 4, 5
3, 0, 1, 2, 7, 4, 5, 6
4, 5, 6, 7, 0, 1, 2, 3
5, 6, 7, 4, 1, 2, 3, 0
6, 7, 4, 5, 2, 3, 0, 1
7, 4, 5, 6, 3, 0, 1, 2
0, 1, 2, 3, 4, 5, 6, 7
1, 0, 3, 2, 5, 4, 7, 6
2, 3, 0, 1, 6, 7, 4, 5
3, 2, 1, 0, 7, 6, 5, 4
4, 5, 6, 7, 0, 1, 2, 3
5, 4, 7, 6, 1, 0, 3, 2
6, 7, 4, 5, 2, 3, 0, 1
7, 6, 5, 4, 3, 2, 1, 0
Rev. 1.01, 2008-11
24
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
4
Truth Tables
The truth tables in this chapter summarize the commands and there signal coding to control a standard Double-Data-Rate-Two
SDRAM.
TABLE 15
Command Truth Table
Function
CKE
CS RAS CAS WE BA0 A[13:11] A10 A[9:0]
Note1)2)3)
BA1
BA2
Previous Current
Cycle
Cycle
4)5)6)
4)
(Extended) Mode Register Set H
H
H
L
L
L
L
H
L
L
L
L
L
L
L
L
L
H
H
L
H
L
L
L
L
BA OP Code
Auto-Refresh
H
H
L
L
L
H
H
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
4)7)
Self-Refresh Entry
Self-Refresh Exit
L
L
4)7)8)
H
X
H
L
X
H
H
H
H
L
4)5)
Single Bank Precharge
Precharge all Banks
Bank Activate
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
X
X
L
BA
X
X
X
L
X
X
4)5)
L
L
H
4)5)
L
H
L
BA Row Address
4)5)9)
4)5)9)
4)5)9)
4)5)9)
4)
Write
H
H
H
H
H
X
X
H
X
H
BA Column
BA Column
BA Column
BA Column
L
Column
Column
Column
Column
X
Write with Auto-Precharge
Read
L
L
H
L
L
H
H
H
X
X
H
X
H
Read with Auto-Precharge
No Operation
L
H
X
X
X
H
X
X
H
X
H
X
X
X
X
X
X
4)
Device Deselect
Power Down Entry
X
4)10)
X
4)10)
Power Down Exit
L
H
X
X
X
X
1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
2) “X” means H or L (but a defined logic level).
3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down
and then restarted through the specified initialization sequence before normal operation can continue.
4) All DDR2 SDRAM commands are defined by states of CS, WE, RAS, CAS and CKE at the rising edge of the clock.
5) Bank addresses BA[2:0] determine which bank is to be operated upon. For (E)MRS BA[2:0] selects an (Extended) Mode Register.
6) All banks must be in a precharged idle state, CKE must be high at least for tXP and all read/write bursts must be finished before the
(Extended) Mode Register set Command is issued.
7)
VREF must be maintained during Self Refresh operation.
8) Self Refresh Exit is asynchronous.
9) Burst reads or writes at BL = 4 cannot be terminated. See Chapter 3.5 for details.
10) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh
requirements.
Rev. 1.01, 2008-11
25
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 16
Clock Enable (CKE) Truth Table for Synchronous Transitions
Current State1)
CKE
Command
(N)2)3)RAS, CAS, WE,
CS
Action (N)2)
Note4)5)
Previous Cycle6) Current Cycle6)
(N-1)
(N)
7)8)11)
Power-Down
Self Refresh
L
L
L
H
L
X
Maintain Power-Down
Power-Down Exit
7)9)10)11)
8)11)12)
DESELECT or NOP
X
L
Maintain Self Refresh
Self Refresh Exit
9)11)12)13)14)
7)9)10)11)15)
9)10)11)15)
L
H
L
DESELECT or NOP
DESELECT or NOP
DESELECT or NOP
Bank(s) Active
All Banks Idle
H
H
Active Power-Down Entry
L
Precharge Power-Down
Entry
7)11)14)16)
17)
H
H
L
AUTOREFRESH
Self Refresh Entry
Any State other than
listed above
H
Refer to the Command Truth Table
1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N).
3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
4) CKE must be maintained HIGH while the device is in OCD calibration mode.
5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down
and then restarted through the specified initialization sequence before normal operation can continue.
6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh
requirements.
8) “X” means “don’t care (including floating around VREF)” in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in
Power Down if the ODT function is enabled (Bit A2 or A6 set to 1 in EMRS(1)).
9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
11) tCKE.MIN of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the
entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during
the time period of tIS + 2 × tCK + tIH.
12) VREF must be maintained during Self Refresh operation.
13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read
commands may be issued only after tXSRD (200 clocks) is satisfied.
14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or
Refresh operations are in progress.
16) Self Refresh mode can only be entered from the All Banks Idle state.
17) Must be a legal command as defined in the Command Truth Table.
TABLE 17
Data Mask (DM) Truth Table
Name (Function)
DM
DQs
Note
1)
Write Enable
L
Valid
X
Write Inhibit
H
1) Used to mask write data; provided coincident with the corresponding data.
Rev. 1.01, 2008-11
26
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
5
Electrical Characteristics
This chapter describes the electrical characteristics.
5.1
Absolute Maximum Ratings
Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in Table 18 at any time.
TABLE 18
Absolute Maximum Ratings
Symbol
Parameter
Rating
Min.
Unit
Note
Max.
1)
VDD
Voltage on VDD pin relative to VSS
Voltage on VDDQ pin relative to VSS
Voltage on VDDL pin relative to VSS
Voltage on any pin relative to VSS
Storage Temperature
–1.0
–0.5
–0.5
–0.5
–55
+2.3
+2.3
+2.3
+2.3
+100
V
1)2)
1)2)
1)
VDDQ
VDDL
V
V
VIN, VOUT
TSTG
V
1)2)
°C
1) When VDD and VDDQ and VDDL are less than 500 mV; VREF may be equal to or less than 300 mV.
2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.
Attention: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect reliability.
TABLE 19
DRAM Component Operating Temperature Range
Symbol
Parameter
Rating
Unit
Note
Min.
Max.
1)2)3)4)5)
TOPER
Operating Temperature
0
+95
°C
1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.
2) The operating temperature range are the temperatures where all DRAM specification will be supported.
3) During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.
4) Above 85 °C the Auto-Refresh command interval has to be reduced to tREFI= 3.9 μs.
5) When operating this product in the 85 °C to 95 °C TCASE temperature range, the High Temperature Self Refresh has to be enabled by
setting EMR(2) bit A7 to 1. When the High Temperature Self Refresh is enabled there is an increase of IDD6 by approximately 50%.
Rev. 1.01, 2008-11
27
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
5.2
DC Characteristics
TABLE 20
Recommended DC Operating Conditions (SSTL_18)
Symbol
Parameter
Rating
Min.
Unit
Note
Typ.
Max.
1)
VDD
Supply Voltage
1.7
1.8
1.9
V
V
V
V
V
1)
VDDDL
VDDQ
VREF
VTT
Supply Voltage for DLL
Supply Voltage for Output
Input Reference Voltage
Termination Voltage
1.7
1.8
1.9
1)
1.7
1.8
1.9
2)3)
4)
0.49 × VDDQ
0.5 × VDDQ
VREF
0.51 × VDDQ
V
REF – 0.04
VREF + 0.04
1)
VDDQ tracks with VDD, VDDDL tracks with VDD. AC parameters are measured with VDD, VDDQ and VDDDL tied together.
2) The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to
be about 0.5 × VDDQ of the transmitting device and VREF is expected to track variations in VDDQ
3) Peak to peak ac noise on VREF may not exceed ± 2% VREF (dc)
.
4)
V
TT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and
must track variations in die dc level of VREF
.
TABLE 21
ODT DC Electrical Characteristics
Parameter / Condition
Symbol Min. Nom. Max. Unit Note
1)
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm Rtt1(eff) 60
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm Rtt2(eff) 120
75
150
50
90
Ω
Ω
Ω
%
1)
180
60
1)2)
3)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm
Deviation of VM with respect to VDDQ / 2
Rtt3(eff) 40
delta VM –6.00
—
+6.00
1) Measurement Definition for Rtt(eff): Apply VIH(ac) and VIL(ac) to test pin separately, then measure current I(VIHac) and I(VILac) respectively.
Rtt(eff) = (VIH(ac) – VIL(ac)) /(I(VIHac) – I(VILac)).
2) Optional for DDR2-400, DDR2-533 and DDR2-667, mandatory for DDR2-800.
3) Measurement Definition for VM: Turn ODT on and measure voltage (VM) at test pin (midpoint) with no load:
delta VM = ((2 x VM / VDDQ) – 1) x 100%.
TABLE 22
Input and Output Leakage Currents
Symbol
Parameter / Condition
Min.
Max.
Unit
Note
1)
IIL
Input Leakage Current; any input 0 V < VIN < VDD
Output Leakage Current; 0 V < VOUT < VDDQ
–2
–5
+2
+5
μA
μA
2)
IOL
1) All other pins not under test = 0 V.
2) DQ’s, LDQS, LDQS, UDQS, UDQS, DQS, DQS, RDQS, RDQS are disabled and ODT is turned off.
Rev. 1.01, 2008-11
28
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
5.3
DC & AC Characteristics
DDR2 SDRAM pin timing are specified for either single ended
or differential mode depending on the setting of the EMRS(1)
“Enable DQS” mode bit; timing advantages of differential
mode are realized in system design. The method by which the
DDR2 SDRAM pin timing are measured is mode dependent.
In single ended mode, timing relationships are measured
In differential mode, these timing relationships are measured
relative to the crosspoint of DQS and its complement, DQS.
This distinction in timing methods is verified by design and
characterization but not subject to production test. In single
ended mode, the DQS (and RDQS) signals are internally
disabled and don’t care.
relative to the rising or falling edges of DQS crossing at VREF
.
TABLE 23
DC & AC Logic Input Levels
Symbol
Parameter
DDR2-667, DDR2-800
Min.
Units
Max.
VIH.DC
VIL.DC
VIH.AC
VIL.AC
DC input logic HIGH
DC input LOW
V
REF + 0.125
V
V
V
V
DDQ + 0.3
V
V
V
V
–0.3
REF – 0.125
DDQ + VPEAK
REF – 0.200
AC input logic HIGH
AC input LOW
V
V
REF + 0.200
SSQ – VPEAK
TABLE 24
Single-ended AC Input Test Conditions
Symbol
Condition
Input reference voltage
Value
Unit
Notes
1)
VREF
0.5 × VDDQ
1.0
V
1)
VSWING.MAX
SLEW
Input signal maximum peak to peak swing
Input signal minimum Slew Rate
V
2)3)
1.0
V / ns
1) Input waveform timing is referenced to the input signal crossing through the VREF level (for DDR2-400 and DDR2-533) and VIH/IL.AC level
(for DDR2-667and DDR2-800) applied to the device under test.
2) The input signal minimum Slew Rate is to be maintained over the range from VIH.AC.MIN to VREF for rising edges and the range from VREF to
V
IL.AC.MAX for falling edges as shown in Figure 4.
3) AC timings are referenced with input waveforms switching from VIL.AC to VIH.AC on the positive transitions and VIH.AC to VIL.AC on the negative
transitions.
Rev. 1.01, 2008-11
29
04212008-66HT-ZLFE
9
9
75ꢋ
&
U
V
L
3
RLQWꢋ
R
V
Q
Jꢋ
9,'ꢋ
9
,
;ꢋ
R
Uꢋ92;ꢋ
&3ꢋ
9
664ꢋ
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 4
Single-ended AC Input Test Conditions Diagram
9''4
9,+ꢍDFꢎPLQ
9,+ꢍGFꢎPLQ
95()
96:,1*ꢍ0$;ꢎ
9,/ꢍGFꢎPD[
9,/ꢍDFꢎPD[
966
'HOWDꢋ7)
'HOWDꢋ75
95()ꢋꢏꢋ9,/ꢍDFꢎPD[
'HOWDꢋ7)
9,+ꢍDFꢎPLQꢋꢏꢋ95()
)DOOLQJꢋ6OHZꢋ
5LVLQJꢋ6OHZꢋ
'HOWDꢋ75
03(7ꢀꢅꢃꢀ
TABLE 25
Differential DC and AC Input and Output Logic Levels
Symbol
Parameter
DC input signal voltage
Min.
Max.
Unit
Notes
1)
2)
3)
4)
5)
VIN(dc)
VID(dc)
VID(ac)
VIX(ac)
VOX(ac)
–0.3
V
V
V
DDQ + 0.3
—
—
V
DC differential input voltage
0.25
DDQ + 0.6
DDQ + 0.6
AC differential input voltage
0.5
AC differential cross point input voltage
0.5 × VDDQ – 0.175
0.5 × VDDQ + 0.175
0.5 × VDDQ + 0.125
V
AC differential cross point output voltage 0.5 × VDDQ – 0.125
V
1)
2)
3)
V
V
V
IN(dc) specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc.
ID(dc) specifies the input differential voltage VTR– VCP required for switching. The minimum value is equal to VIH(dc) – VIL(dc)
ID(ac) specifies the input differential voltage VTR – VCP required for switching. The minimum value is equal to VIH(ac) – VIL(ac)
.
.
4) The value of VIX(ac) is expected to equal 0.5 × VDDQ of the transmitting device and VIX(ac) is expected to track variations in VDDQ. VIX(ac)
indicates the voltage at which differential input signals must cross.
5) The value of VOX(ac) is expected to equal 0.5 × VDDQ of the transmitting device and VOX(ac) is expected to track variations in VDDQ. VOX(ac)
indicates the voltage at which differential input signals must cross.
FIGURE 5
Differential DC and AC Input and Output Logic Levels Diagram
9
''4ꢋ
Rev. 1.01, 2008-11
30
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
5.4
Output Buffer Characteristics
This chapter describes the Output Buffer Characteristics.
TABLE 26
SSTL_18 Output DC Current Drive
Symbol
Parameter
SSTL_18
Unit
Notes
1)2)
IOH
IOL
Output Minimum Source DC Current
Output Minimum Sink DC Current
–13.4
13.4
mA
mA
2)3)
1)
VDDQ = 1.7 V; VOUT = 1.42 V. (VOUT–VDDQ) / IOH must be less than 21 Ω for values of VOUT between VDDQ and VDDQ – 280 mV.
2) The values of IOH(dc) and IOL(dc) are based on the conditions given in 1) and 3). They are used to test drive current capability to ensure VIH.MIN
plus a noise margin and VIL.MAX minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by
shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.
.
3)
VDDQ = 1.7 V; VOUT = 280 mV. VOUT / IOL must be less than 21 Ohm for values of VOUT between 0 V and 280 mV.
TABLE 27
SSTL_18 Output AC Test Conditions
Symbol
Parameter
SSTL_18
Unit
Note
1)
VOH
VOL
Minimum Required Output Pull-up
VTT + 0.603
VTT – 0.603
0.5 × VDDQ
V
V
V
1)
Maximum Required Output Pull-down
Output Timing Measurement Reference Level
VOTR
1) SSTL_18 test load for VOH and VOL is different from the referenced load. The SSTL_18 test load has a 20 Ohm series resistor additionally
to the 25 Ohm termination resistor into VTT. The SSTL_18 definition assumes that ± 335 mV must be developed across the effectively 25
Ohm termination resistor (13.4 mA × 25 Ohm = 335 mV). With an additional series resistor of 20 Ohm this translates into a minimum
requirement of 603 mV swing relative to VTT, at the ouput device (13.4 mA × 45 Ohm = 603 mV).
Rev. 1.01, 2008-11
31
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 28
OCD Default Characteristics
Symbol Description
Min.
Nominal
Max.
Unit
Notes
1)2)
—
Output Impedance
Ω
1)2)3)
4)
—
Pull-up / Pull down mismatch
Output Impedance step size for OCD calibration
Output Slew Rate
0
—
—
—
4
Ω
—
0
1.5
5.0
Ω
1)5)6)7)
SOUT
1.5
V / ns
1)
VDDQ = 1.8 V ± 0.1 V; VDD = 1.8 V ± 0.1 V
2) Impedance measurement condition for output source dc current: VDDQ = 1.7 V, VOUT = 1420 mV; (VOUT–VDDQ) / IOH must be less than 23.4
ohms for values of VOUT between VDDQ and VDDQ – 280 mV. Impedance measurement condition for output sink dc current: VDDQ = 1.7 V;
V
OUT = –280 mV; VOUT / IOL must be less than 23.4 Ohms for values of VOUT between 0 V and 280 mV.
3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the
DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal
conditions.
5) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC.
This is verified by design and characterization but not subject to production test.
6) Timing skew due to DRAM output Slew Rate mis-match between DQS / DQS and associated DQ’s is included in tDQSQ and tQHS
specification.
7) DRAM output Slew Rate specification applies to 400, 533 and 667 MT/s speed bins.
Rev. 1.01, 2008-11
32
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
5.5
Input / Output Capacitance
This chapter contains the input / output capacitance.
TABLE 29
Input / Output Capacitance
Symbol
Parameter
DDR2-800
Min.
DDR2-667
Unit
Max.
Min.
Max.
CCK
CDCK
CI
Input capacitance, CK and CK
1.0
—
2.0
1.0
—
2.0
pF
pF
pF
pF
pF
Input capacitance delta, CK and CK
Input capacitance, all other input-only pins
Input capacitance delta, all other input-only pins
0.25
1.75
0.25
3.5
0.25
2.0
1.0
—
1.0
—
CDI
CIO
0.25
3.5
Input/output capacitance,
DQ, DM, DQS, DQS, NF
2.5
2.5
CDIO
Input/output capacitance delta,
DQ, DM, DQS, DQS, NF
—
0.5
—
0.5
pF
Rev. 1.01, 2008-11
33
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
5.6
Overshoot and Undershoot Specification
This chapter contains Overshoot and Undershoot Specification.
TABLE 30
AC Overshoot / Undershoot Specification for Address and Control Pins
Parameter
DDR2-667
DDR2-800
Unit
Maximum peak amplitude allowed for overshoot area
Maximum peak amplitude allowed for undershoot area
Maximum overshoot area above VDD
0.5
0.5
0.8
0.8
0.5
V
0.5
V
0.66
0.66
V-ns
V-ns
Maximum undershoot area below VSS
FIGURE 6
AC Overshoot / Undershoot Diagram for Address and Control Pins
0D[LPXPꢋ$PSOLWXGHꢋꢋ
9ROWVꢋꢍ9ꢎ
2YHUVKRRWꢋ$UHD
9''
966
8QGHUVKRRWꢋ$UHD
0D[LPXPꢋ$PSOLWXGHꢋꢋ
7LPHꢋꢍQVꢎ
03(7ꢀꢅꢀꢀ
Rev. 1.01, 2008-11
34
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 31
AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins
Parameter
DDR2-667
DDR2-800
Unit
Maximum peak amplitude allowed for overshoot area
Maximum peak amplitude allowed for undershoot area
Maximum overshoot area above VDDQ
0.5
0.5
V
0.5
0.5
V
0.23
0.23
0.23
0.23
V-ns
V-ns
Maximum undershoot area below VSSQ
FIGURE 7
AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins
0D[LPXPꢋ$PSOLWXGHꢋꢋ
9ROWVꢋꢍ9ꢎ
2YHUVKRRWꢋ$UHD
9''4
9664
8QGHUVKRRWꢋ$UHD
0D[LPXPꢋ$PSOLWXGHꢋꢋ
7LPHꢋꢍQVꢎ
03(7ꢀꢆꢇꢀ
Rev. 1.01, 2008-11
35
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
6
Currents Measurement Conditions
This chapter describes the currents measurement conditions.
TABLE 32
DD Measurement Conditions
I
Parameter
Symbol Note
1)2)3)4)5)6)
Operating Current - One bank Active - Precharge
IDD0
t
CK = tCK(IDD), tRC = tRC(IDD), tRAS = tRAS.MIN(IDD), CKE is HIGH, CS is HIGH between valid commands.
Address and control inputs are switching; Databus inputs are switching.
1)2)3)4)5)6)
Operating Current - One bank Active - Read - Precharge
IDD1
I
OUT = 0 mA, BL = 4, tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRAS.MIN(IDD), tRCD = tRCD(IDD), AL = 0, CL = CL(IDD);
CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching;
Databus inputs are switching.
1)2)3)4)5)6)
1)2)3)4)5)6)
1)2)3)4)5)6)
1)2)3)4)5)6)
1)2)3)4)5)6)
1)2)3)4)5)6)
1)2)3)4)5)6)
Precharge Power-Down Current
All banks idle; CKE is LOW; tCK = tCK(IDD);Other control and address inputs are stable; Data bus inputs
are floating.
IDD2P
Precharge Standby Current
All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK(IDD); Other control and address inputs are switching,
Data bus inputs are switching.
IDD2N
Precharge Quiet Standby Current
All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK(IDD); Other control and address inputs are stable,
Data bus inputs are floating.
IDD2Q
IDD3P(0)
IDD3P(1)
IDD3N
Active Power-Down Current
All banks open; tCK = tCK(IDD), CKE is LOW; Other control and address inputs are stable; Data bus inputs
are floating. MRS A12 bit is set to 0 (Fast Power-down Exit).
Active Power-Down Current
All banks open; tCK = tCK(IDD), CKE is LOW; Other control and address inputs are stable, Data bus inputs
are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);
Active Standby Current
All banks open; tCK = tCK(IDD); tRAS = tRAS.MAX(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid
commands. Address inputs are switching; Data Bus inputs are switching;
Operating Current
IDD4R
Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL(IDD); tCK = tCK(IDD); tRAS
RAS.MAX.(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands. Address inputs are
=
t
switching; Data Bus inputs are switching; IOUT = 0 mA.
1)2)3)4)5)6)
Operating Current
IDD4W
Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL(IDD); tCK = tCK(IDD); tRAS
=
t
RAS.MAX(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands. Address inputs are
switching; Data Bus inputs are switching;
1)2)3)4)5)6)
1)2)3)4)5)6)
Burst Refresh Current
IDD5B
t
CK = tCK(IDD), Refresh command every tRFC = tRFC(IDD) interval, CKE is HIGH, CS is HIGH between valid
commands, Other control and address inputs are switching, Data bus inputs are switching.
Distributed Refresh Current
IDD5D
t
CK = tCK(IDD), Refresh command every tREFI = 7.8 μs interval, CKE is LOW and CS is HIGH between
valid commands, Other control and address inputs are switching, Data bus inputs are switching.
Rev. 1.01, 2008-11
36
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Parameter
Symbol Note
1)2)3)4)5)6)
Self-Refresh Current
IDD6
CKE ≤ 0.2 V; external clock off, CK and CK at 0 V; Other control and address inputs are floating, Data
bus inputs are floating.
1)2)3)4)5)6)
Operating Bank Interleave Read Current
IDD7
1. All banks interleaving reads, IOUT = 0 mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD) -1 × tCK(IDD); tCK
=
t
CK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD); tFAW = tFAW(IDD); CKE is HIGH, CS is HIGH between valid
commands. Address bus inputs are stable during deselects; Data bus is switching.
2. Timing pattern: see Detailed IDD7 timings shown below.
1)
2)
3)
VDDQ = 1.8 V ± 0.1 V; VDD = 1.8 V ± 0.1 V.
I
I
DD specifications are tested after the device is properly initialized.
DD parameter are specified with ODT disabled.
4) Data Bus consists of DQ, DM, DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS and UDQS.
5) Definitions for IDD , see Table 33.
6) Timing parameter minimum and maximum values for IDD current measurements are defined in Chapter 7.
Detailed IDD7
The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the
specification. Legend: A = Active; RA = Read with Autoprecharge; D = Deselect.
IDD7 : Operating Current: All Bank Interleave Read operation
All banks are being interleaved at minimum tRC.IDD without violating tRRD.IDD and tFAW.IDD using a burst length of 4. Control and
address bus inputs are STABLE during DESELECTs. IOUT = 0 mA.
Timing Patterns for devices with 1KB page size
DDR2-667: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
DDR2-800: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
Timing Patterns for devices with 2KB page size
DDR2-667: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
DDR2-800: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D
TABLE 33
Definition for IDD
Parameter
Description
LOW
Defined as VIN ≤ VIL.AC.MAX
HIGH
Defined as VIN ≥ VIH.AC.MIN
STABLE
FLOATING
SWITCHING
Defined as inputs are stable at a HIGH or LOW level
Defined as inputs are VREF = VDDQ / 2
Defined as: Inputs are changing between high and low every other clock (once per two clocks) for address
and control signals, and inputs changing between high and low every other clock (once per clock) for DQ
signals not including mask or strobes
Rev. 1.01, 2008-11
37
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 34
DD Specification
I
Symbol
-25F
-2.5
-3
-3S
Unit Note
DDR2 - 800
Max.
DDR2 - 800
Max.
DDR2 - 667
Max.
DDR2 - 667
Max.
IDD0
59
64
63
68
7
59
64
63
68
7
55
60
59
64
7
55
60
59
64
7
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
×4/×8
×16
IDD0
IDD1
×4/×8
×16
IDD1
IDD2P
IDD2N
IDD2Q
42
40
15
15
44
90
111
91
115
106
17
7
42
40
15
15
44
90
111
91
115
106
17
7
39
37
15
15
41
80
99
83
105
102
17
7
39
37
15
15
41
80
99
83
105
102
17
7
I
I
DD3P_0 (fast)
DD3P_1 (slow)
IDD3N
IDD4R
IDD4R
IDD4W
IDD4W
IDD5B
IDD5D
IDD6
×4/×8
×16
×4/×8
×16
1)
1)
IDD7
170
185
170
185
160
170
160
170
×4/×8
×16
IDD7
1) 0° ≤ TCASE ≤ 85 °C.
Rev. 1.01, 2008-11
38
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
7
Timing Characteristics
This chapter contains speed grade definition, AC timing parameter and ODT tables.
7.1
Speed Grade Definitions
TABLE 35
Speed Grade Definition
Speed Grade
DDR2–800D
–25F
DDR2–800E
–2.5
Unit
Note
QAG Sort Name
CAS-RCD-RP latencies
Parameter
5–5–5
Min.
6–6–6
tCK
Symbol
Max.
Min.
Max.
—
1)2)3)4)
1)2)3)4)
1)2)3)4)
1)2)3)4)
1)2)3)4)5)
1)2)3)4)5)
1)2)3)4)
1)2)3)4)
1)2)3)4)
Clock Period
@ CL = 3
tCK
tCK
tCK
tCK
tCK
tRAS
tRC
tRCD
tRP
5
8
5
8
ns
ns
ns
ns
ns
ns
ns
ns
ns
@ CL = 4
@ CL = 5
@ CL = 6
@ CL = 7
3.75
2.5
2.5
2.5
40
8
3.75
3
8
8
8
8
2.5
2.5
40
55
15
15
8
8
8
Row Active Time
Row Cycle Time
RAS-CAS-Delay
70k
—
—
—
70k
—
—
—
52.5
12.5
12.5
Row Precharge Time
Rev. 1.01, 2008-11
39
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 36
Speed Grade Definition
Speed Grade
DDR2–667C
–3
DDR2–667D
–3S
Unit
Note
QAG Sort Name
CAS-RCD-RP latencies
Parameter
4–4–4
5–5–5
tCK
Symbol
Min.
Max.
Min.
Max.
—
1)2)3)4)
1)2)3)4)
1)2)3)4)
1)2)3)4)5)
1)2)3)4)
1)2)3)4)
1)2)3)4)
Clock Period
@ CL = 3
tCK
5
8
5
8
ns
ns
ns
ns
ns
ns
ns
@ CL = 4
@ CL = 5
tCK
3
8
3.75
3
8
tCK
3
8
8
Row Active Time
Row Cycle Time
RAS-CAS-Delay
tRAS
tRC
tRCD
tRP
40
52
12
12
70k
–
40
55
15
15
70k
–
—
—
—
—
Row Precharge Time
1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew
Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS,
input reference level is the crosspoint when in differential strobe mode. The input reference level for signals other than CK/CK, DQS / DQS,
RDQS / RDQS.
3) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ
4) The output timing reference voltage level is VTT.
5) tRAS.MAX is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x tREFI
.
Rev. 1.01, 2008-11
40
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
7.2
Component AC Timing Parameters
TABLE 37
DRAM Component Timing Parameter by Speed Grade – DDR2–800 and DDR2–667
Parameter
Symbol DDR2–800
DDR2–667
Unit
Note1)2)3
)4)5)6)7)
Min.
Max.
Min.
Max.
8)
DQ output access time from CK / CK tAC
–400
2
+400
—
–450
2
+450
—
ps
CAS to CAS command delay
Average clock high pulse width
Average clock period
tCCD
tCH.AVG
tCK.AVG
nCK
tCK.AVG
ps
9)10)
11)
0.48
2500
3
0.52
8000
—
0.48
3000
3
0.52
8000
—
CKE minimum pulse width ( high and tCKE
nCK
low pulse width)
9)10)
Average clock low pulse width
tCL.AVG
tDAL
0.48
0.52
—
0.48
0.52
—
tCK.AVG
12)13)
Auto-Precharge write recovery +
precharge time
WR + tnRP
WR + tnRP
nCK
Minimum time clocks remain ON after tDELAY
CKE asynchronously drops LOW
tIS + tCK .AVG ––
+ tIH
tIS +
tCK .AVG + tIH
––
ns
14)18)19)
DQ and DM input hold time
tDH.BASE
125
––
—
175
––
—
ps
DQ and DM input pulse width for each tDIPW
0.35
0.35
tCK.AVG
input
8)
DQS output access time from CK / CK tDQSCK
–350
0.35
0.35
—
+350
—
–400
0.35
0.35
—
+400
—
ps
DQS input high pulse width
DQS input low pulse width
tDQSH
tDQSL
tCK.AVG
tCK.AVG
ps
—
—
15)
16)
DQS-DQ skew for DQS & associated tDQSQ
DQ signals
200
240
DQS latching rising transition to
associated clock edges
tDQSS
– 0.25
+ 0.25
– 0.25
+ 0.25
tCK.AVG
17)18)19)
16)
DQ and DM input setup time
tDS.BASE
50
––
—
—
—
100
0.2
––
—
—
—
ps
DQS falling edge hold time from CK tDSH
DQS falling edge to CK setup time tDSS
0.2
0.2
35
tCK.AVG
tCK.AVG
ns
16)
0.2
34)
Four Activate Window for 1KB page tFAW
37.5
size products
34)
Four Activate Window for 2KB page tFAW
size products
45
—
50
—
ns
ps
ps
20)
CK half pulse width
tHP
Min(tCH.ABS
tCL.ABS
,
__
Min(tCH.ABS
tCL.ABS)
,
__
)
8)21)
22)24)
Data-out high-impedance time from tHZ
CK / CK
—
tAC.MAX
—
tAC.MAX
Address and control input hold time tIH.BASE
250
0.6
—
—
275
0.6
—
—
ps
Control & address input pulse width tIPW
tCK.AVG
for each input
23)24)
Address and control input setup time tIS.BASE
175
—
200
—
ps
Rev. 1.01, 2008-11
41
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Parameter
Symbol DDR2–800
Min.
DDR2–667
Min.
Unit
Note1)2)3
)4)5)6)7)
Max.
Max.
8)21)
8)21)
DQ low impedance time from CK/CK tLZ.DQ
2 × tAC.MIN
tAC.MAX
tAC.MAX
2 × tAC.MIN
tAC.MAX
tAC.MAX
ps
ps
DQS/DQS low-impedance time from tLZ.DQS
tAC.MIN
tAC.MIN
CK / CK
34)
MRS command to ODT update delay tMOD
0
2
12
—
0
2
12
—
ns
Mode register set command cycle
time
tMRD
nCK
34)
OCD drive mode output delay
tOIT
0
12
0
12
ns
ps
ps
μs
μs
ns
25)
DQ/DQS output hold time from DQS tQH
tHP – tQHS
—
t
HP – tQHS
—
26)
DQ hold skew factor
tQHS
tREFI
—
300
7.8
3.9
—
—
340
7.8
3.9
—
27)28)
27)29)
30)
Average periodic refresh Interval
—
—
—
—
Auto-Refresh to Active/Auto-Refresh tRFC
127.5
127.5
command period
31)32)
31)33)
34)
Read preamble
Read postamble
tRPRE
tRPST
0.9
0.4
7.5
1.1
0.6
—
0.9
0.4
7.5
1.1
0.6
—
tCK.AVG
tCK.AVG
ns
Active to active command period for tRRD
1KB page size products
34)
34)
Active to active command period for tRRD
2KB page size products
10
—
—
10
—
—
ns
ns
Internal Read to Precharge command tRTP
7.5
7.5
delay
Write preamble
tWPRE
tWPST
tWR
0.35
0.4
15
—
0.6
—
—
—
0.35
0.4
15
—
0.6
—
—
—
tCK.AVG
tCK.AVG
ns
Write postamble
Write recovery time
34)
34)35)
Internal write to read command delay tWTR
7.5
2
7.5
2
ns
Exit active power down to read
command
tXARD
tXARDS
tXP
nCK
Exit active power down to read
command (slow exit, lower power)
8 – AL
2
—
—
—
—
7 – AL
2
—
—
—
—
nCK
nCK
ns
Exit precharge power-down to any
command
34)
Exit self-refresh to a non-read
command
tXSNR
tRFC +10
tRFC +10
Exit self-refresh to read command
tXSRD
200
200
nCK
nCK
Write command to DQS associated
clock edges
WL
RL – 1
RL–1
1) VDDQ = 1.8 V ± 0.1V; VDD = 1.8 V ± 0.1 V.
2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down
and then restarted through the specified initialization sequence before normal operation can continue.
3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew
Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
Rev. 1.01, 2008-11
42
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS,
input reference level is the crosspoint when in differential strobe mode. The input reference level for signals other than CK/CK, DQS/DQS,
RDQS / RDQS.
5) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low.
6) The output timing reference voltage level is VTT.
7) New units, ‘tCK.AVG‘ and ‘nCK‘, are introduced in DDR2–667 and DDR2–800. Unit ‘tCK.AVG‘ represents the actual tCK.AVG of the input clock
under operation. Unit ‘nCK‘ represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and
DDR2–533, ‘tCK‘ is used for both concepts. Example: tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command
may be registered at Tm + 2, even if (Tm + 2 - Tm) is 2 x tCK.AVG + tERR.2PER(Min)
.
8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(6-10per) of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has tERR(6-10PER).MIN = – 272
ps and tERR(6- 10PER).MAX = + 293 ps, then tDQSCK.MIN(DERATED) = tDQSCK.MIN – tERR(6-10PER).MAX = – 400 ps – 293 ps = – 693 ps and
t
DQSCK.MAX(DERATED) = tDQSCK.MAX – tERR(6-10PER).MIN = 400 ps + 272 ps = + 672 ps. Similarly, tLZ.DQ for DDR2–667 derates to tLZ.DQ.MIN(DERATED)
= - 900 ps – 293 ps = – 1193 ps and tLZ.DQ.MAX(DERATED) = 450 ps + 272 ps = + 722 ps. (Caution on the MIN/MAX usage!)
9) Input clock jitter spec parameter. These parameters and the ones in Chapter 7.3 are referred to as 'input clock jitter spec parameters' and
these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
10) These parameters are specified per their average values, however it is understood that the relationship as defined in Chapter 7.3 between
the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations
of Chapter 7.3).
11) tCKE.MIN of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the
entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during
the time period of tIS + 2 x tCK + tIH.
12) DAL = WR + RU{tRP(ns) / tCK(ns)}, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For tRP, if the result
of the division is not already an integer, round up to the next highest integer. tCK refers to the application clock period. Example: For
DDR2–533 at tCK = 3.75 ns with tWR programmed to 4 clocks. tDAL = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
13) tDAL.nCK = WR [nCK] + tnRP.nCK = WR + RU{tRP [ps] / tCK.AVG[ps] }, where WR is the value programmed in the EMR.
14) Input waveform timing tDH with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to
the input signal crossing at the VIH.DC level for a falling signal and from the differential data strobe crosspoint to the input signal crossing
at the VIL.DC level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between VIL.DC.MAX and
V
IH.DC.MIN. See Figure 9.
15) tDQSQ: Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output
slew rate mismatch between DQS / DQS and associated DQ in any given cycle.
16) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing.
The spec values are not affected by the amount of clock jitter applied (i.e. tJIT.PER, tJIT.CC, etc.), as these are relative to the clock signal
crossing. That is, these parameters should be met whether clock jitter is present or not.
17) Input waveform timing tDS with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the VIH.AC level
to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the VIL.AC level to the differential data strobe
crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between Vil(DC)MAX and Vih(DC)MIN. See
Figure 9.
18) If tDS or tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal
((L/U/R)DQS / DQS) crossing.
20) tHP is the minimum of the absolute half period of the actual input clock. tHP is an input parameter but not an input specification parameter.
It is used in conjunction with tQHS to derive the DRAM output timing tQH. The value to be used for tQH calculation is determined by the
following equation; tHP = MIN (tCH.ABS, tCL.ABS), where, tCH.ABS is the minimum of the actual instantaneous clock high time; tCL.ABS is the
minimum of the actual instantaneous clock low time.
21) tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level
which specifies when the device output is no longer driving (tHZ), or begins driving (tLZ) .
22) input waveform timing is referenced from the input signal crossing at the VIL.DC level for a rising signal and VIH.DC for a falling signal applied
to the device under test. See Figure 10.
23) Input waveform timing is referenced from the input signal crossing at the VIH.AC level for a rising signal and VIL.AC for a falling signal applied
to the device under test. See Figure 10.
24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to
its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT.PER, tJIT.CC
,
etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should
be met whether clock jitter is present or not.
25) tQH = tHP – tQHS, where: tHP is the minimum of the absolute half period of the actual input clock; and tQHS is the specification value under
the max column. {The less half-pulse width distortion present, the larger the tQH value is; and the larger the valid data eye will be.}
Rev. 1.01, 2008-11
43
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Examples: 1) If the system provides tHP of 1315 ps into a DDR2–667 SDRAM, the DRAM provides tQH of 975 ps minimum. 2) If the system
provides tHP of 1420 ps into a DDR2–667 SDRAM, the DRAM provides tQH of 1080 ps minimum.
26) tQHS accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual tHP at the input is
transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next
transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation
of the output drivers.
27) The Auto-Refresh command interval has be reduced to 3.9 µs when operating the DDR2 DRAM in a temperature range between 85 °C
and 95 °C.
28) 0 °C≤ TCASE ≤ 85 °C.
29) 85 °C < TCASE ≤ 95 °C.
30) A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between
any Refresh command and the next Refresh command is 9 x tREFI
.
31) tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving
(tRPST), or begins driving (tRPRE). Figure 8 shows a method to calculate these points when the device is no longer driving (tRPST), or begins
driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the
calculation is consistent.
32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT.PER of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has tJIT.PER.MIN = – 72 ps
and tJIT.PER.MAX = + 93 ps, then tRPRE.MIN(DERATED) = tRPRE.MIN + tJIT.PER.MIN = 0.9 x tCK.AVG – 72 ps = + 2178 ps and tRPRE.MAX(DERATED) = tRPRE.MAX
+ tJIT.PER.MAX = 1.1 x tCK.AVG + 93 ps = + 2843 ps. (Caution on the MIN/MAX usage!).
33) When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT.DUTY of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has tJIT.DUTY.MIN = – 72 ps
and tJIT.DUTY.MAX = + 93 ps, then tRPST.MIN(DERATED) = tRPST.MIN + tJIT.DUTY.MIN = 0.4 x tCK.AVG – 72 ps = + 928 ps and tRPST.MAX(DERATED) = tRPST.MAX
+ tJIT.DUTY.MAX = 0.6 x tCK.AVG + 93 ps = + 1592 ps. (Caution on the MIN/MAX usage!).
34) For these parameters, the DDR2 SDRAM device is characterized and verified to support tnPARAM = RU{tPARAM / tCK.AVG}, which is in clock
cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK.AVG}, which is in
clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which tRP = 15 ns, the device will support
t
nRP = RU{tRP / tCK.AVG} = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at
Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
35) tWTR is at lease two clocks (2 x tCK) independent of operation frequency.
FIGURE 8
Method for Calculating Transitions and Endpoint
ꢐꢑꢁꢇꢒꢇ ꢇꢓꢐ
ꢐꢆꢆꢇꢕꢇꢏ ꢇꢓꢐ
ꢐꢆꢆꢇꢕꢇ ꢇꢓꢐ
ꢀꢔꢂ
ꢐꢑꢁꢇꢒꢇꢏ ꢇꢓꢐ
ꢀꢁꢂ
ꢀꢃꢄꢃꢖꢇ
ꢀꢃꢄꢅꢆꢇꢈꢉꢊꢇꢋꢌꢍꢉꢀ
ꢗꢈꢘꢍꢉꢇꢋꢌꢍꢉꢀ
ꢐꢑꢔꢇꢕꢇꢏ ꢇꢓꢐ
ꢐꢑꢔꢇꢕꢇ ꢇꢓꢐ
ꢐꢆꢆꢇꢒꢇ ꢇꢓꢐ
ꢐꢆꢆꢇꢒꢇꢏ ꢇꢓꢐ
ꢆꢎ
ꢆꢏ
ꢆꢎ
ꢆꢏ
ꢀꢁꢂꢙꢀꢃꢄꢅꢆꢇ
ꢈꢉꢊꢇꢋꢌꢍꢉꢀꢇꢚꢇꢏꢛꢆꢎꢒꢆꢏ
ꢀꢔꢂꢙꢀꢃꢄꢃꢖꢇ
ꢗꢈꢘꢍꢉꢇꢋꢌꢍꢉꢀꢇꢚꢇꢏꢛꢆꢎꢒꢆꢏ
ꢜꢄꢖꢆꢝꢞꢎꢝ
Rev. 1.01, 2008-11
04212008-66HT-ZLFE
44
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 9
Differential Input Waveform Timing – tDS and tDH
'46
'46
W'6
W'6
W'+
W'+
9''4
'4
9,+ꢌ$&ꢌ0,1
9,+ꢌ'&ꢌ0,1
95()
9,/ꢌ'&ꢌ0$;
9,/ꢌ$&ꢌ0$;
966
03(7ꢀꢅꢅꢃ
Rev. 1.01, 2008-11
45
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 10
Differential Input Waveform Timing – tlS and tlH
&.
&.
W,6
W,+
W,6
W,+
9''4
&0'
9,+ꢌ$&ꢌ0,1
$GGUHVV
9,+ꢌ'&ꢌ0,1
95()
9,/ꢌ'&ꢌ0$;
9,/ꢌ$&ꢌ0$;
966
03(7ꢀꢆꢆꢀ
Rev. 1.01, 2008-11
46
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
7.3
Jitter Definition and Clock Jitter Specification
Generally, jitter is defined as “the short-term variation of a signal with respect to its ideal position in time”. Input clock jitter
specification parameters are applicable to DDR2-667 and DDR2-800.
The following table provides an overview of the terminology.
TABLE 38
Average Clock and Jitter Symbols and Definition
Symbol
Parameter
Description
Units
tCK.AVG
Average clock period tCK.AVG is calculated as the average clock period within any consecutive ps
200-cycle window:
ꢈ
ꢇ
ꢃ
ꢉꢉꢉꢉ
ꢈ
ꢀꢁꢂꢃꢄꢅꢆ
ꢀ
ꢀꢁ ꢂꢊ
ꢊ
ꢀ
ꢇ
N = 200
tJIT.PER
Clock-period jitter
t
t
JIT.PER is defined as the largest deviation of any single tCK from tCK.AVG
JIT.PER = Min/Max of {tCKi – tCK.AVG} where i = 1 to 200
:
ps
t
t
JIT.PER defines the single-period jitter when the DLL is already locked.
JIT.PER is not guaranteed through final production testing.
t
JIT(PER, LCK)
Clock-period jitter
during DLL-locking
period
t
JIT(PER,LCK) uses the same definition as tJIT.PER, during the DLL-locking ps
period only.
t
JIT(PER,LCK) is not guaranteed through final production testing.
tJIT.CC
Cycle-to-cycle clock
period jitter
t
JIT.CC is defined as the absolute difference in clock period between two
ps
consecutive clock cycles:
t
JIT.CC = Max of ABS{tCKi+1 – tCKi}
t
t
JIT.CC defines the cycle - to - cycle jitter when the DLL is already locked.
JIT.CC is not guaranteed through final production testing.
t
JIT(CC, LCK)
Cycle-to-cycle clock
period jitter during
DLL-locking period
t
JIT(CC,LCK) uses the same definition as tJIT.CC during the DLL-locking
ps
period only.
t
JIT(CC,LCK) is not guaranteed through final production testing.
tERR.2PER
Cumulative error
across 2 cycles
t
ERR.2PER is defined as the cumulative error across 2 consecutive cycles ps
from tCK.AVG
:
ꢇ
ꢀ
ꢎ
ꢂ
ꢈ
ꢋꢀꢁ ꢁ ꢂ ꢌꢃ ꢍ
ꢁ
ꢋꢄ ꢅꢆ
ꢂ
ꢎ
ꢋ ꢄꢅ ꢉꢏ ꢊ
ꢆ
ꢁ
ꢇ
n = 2 for tERR(2per)
where i = 1 to 200
Rev. 1.01, 2008-11
47
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Symbol
Parameter
Description
Units
tERR.nPER
Cumulative error
across n cycles
t
ERR.2PER is defined as the cumulative error across n consecutive cycles ps
from tCK.AVG
:
ꢉ
ꢀ
ꢂ
ꢂ
ꢊ
ꢋꢀꢁ ꢁ ꢂ ꢃꢄ ꢅ
ꢁ
ꢆꢇ ꢈꢊ
ꢂ
ꢂ
ꢆ ꢇꢈ ꢋꢌ ꢍ
ꢊ
ꢁ
ꢉ
where, i = 1 to 200 and
n = 3 for tERR.3PER
n = 4 for tERR.4PER
n = 5 for tERR.5PER
6 ≤ n ≤ 10 for tERR.6-10PER
11 ≤ n ≤ 50 for tERR.11-50PER
tCH.AVG
Average high-pulse
width
t
CH.AVG is defined as the average high-pulse width, as calculated across tCK.AVG
any consecutive 200 high pulses:
ꢅ
ꢇ
ꢃ
ꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉ
ꢀꢀ ꢁ ꢂ ꢃꢄ
ꢀ
ꢀꢀ ꢁꢊ
ꢅ
ꢀ ꢀꢆ ꢂꢃ ꢄ
ꢊ
ꢀ
ꢇ
N = 200
tCL.AVG
Average low-pulse
width
t
CL.AVG is defined as the average low-pulse width, as calculated across any tCK.AVG
consecutive 200 low pulses:
ꢄ
ꢇ
ꢃ
ꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉꢉ
ꢀꢀ ꢀ ꢁ ꢂꢃ
ꢀ
ꢀꢅ ꢀꢊ
ꢄ
ꢀ ꢅꢆ ꢁꢂ ꢃ
ꢊ
ꢀ
ꢇ
N = 200
tJIT.DUTY
Duty-cycle jitter
t
t
t
t
t
JIT.DUTY = Min/Max of {tJIT.CH , tJIT.CL}, where:
ps
JIT.CH is the largest deviation of any single tCH from tCH.AVG
JIT.CL is the largest deviation of any single tCL from tCL.AVG
JIT.CH = {tCHi - tCH.AVG × tCK.AVG} where i=1 to 200
JIT.CL = {tCLi - tCL.AVG × tCK.AVG} where i=1 to 200
The following parameters are specified per their average values however, it is understood that the following relationship
between the average timing and the absolute instantaneous timing holds all the time.
Rev. 1.01, 2008-11
48
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
TABLE 39
Absolute Jitter Value Definitions
Symbol Parameter
Min.
Max.
Unit
tCK.ABS
tCH.ABS
Clock period
t
t
CK.AVG(Min) + tJIT.PER(Min)
t
t
CK.AVG(Max) + tJIT.PER(Max)
CH.AVG(Max) x tCK.AVG(Max) +
ps
ps
Clock high-pulse width
CH.AVG(Min) x tCK.AVG(Min) + tJIT.DUTY(Min)
tJIT.DUTY(Max)
tCL.ABS
Clock low-pulse width
tCL.AVG(Min) x tCK.AVG(Min) + tJIT.DUTY(Min) tCL.AVG(Max) x tCK.AVG(Max)
+
ps
tJIT.DUTY(Max)
Example: for DDR2-667, tCH.ABS.MIN = (0.48 x 3000ps) – 125 ps = 1315 ps = 0.438 x 3000 ps.
Table 40 shows clock-jitter specifications.
TABLE 40
Clock-Jitter Specifications for DDR2–667 and DDR2–800
Symbol
Parameter
DDR2–667
DDR2–800
Unit
Min.
Max.
Min.
Max.
tCK.AVG
Average clock period nominal w/o jitter
Clock-period jitter
3000
–125
–100
–250
–200
–175
–225
–250
–250
–350
–450
0.48
8000
125
100
250
200
175
225
250
250
350
450
0.52
0.52
125
2500
–100
–80
8000
100
80
ps
tJIT.PER
ps
tJIT(PER,LCK)
tJIT.CC
Clock-period jitter during DLL locking period
Cycle-to-cycle clock-period jitter
ps
–200
–160
–150
–175
–200
–200
–300
–450
0.48
200
160
150
175
200
200
300
450
0.52
0.52
100
ps
tJIT(CC,LCK)
tERR.2PER
tERR.3PER
tERR.4PER
tERR.5PER
tERR(6-10PER)
Cycle-to-cycle clock-period jitter during DLL-locking period
Cumulative error across 2 cycles
ps
ps
Cumulative error across 3 cycles
ps
Cumulative error across 4 cycles
ps
Cumulative error across 5 cycles
ps
Cumulative error across n cycles with n = 6 .. 10, inclusive
ps
tERR(11-50PER) Cumulative error across n cycles with n = 11 .. 50, inclusive
ps
tCH.AVG
tCL.AVG
tJIT.DUTY
Average high-pulse width
Average low-pulse width
Duty-cycle jitter
tCK.AVG
tCK.AVG
ps
0.48
0.48
–125
–100
Rev. 1.01, 2008-11
49
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
7.4
ODT AC Electrical Characteristics
This chapter describes the ODT AC electrical characteristics.
TABLE 41
ODT AC Characteristics and Operating Conditions for DDR2–667 and DDR2–800
Symbol
Parameter / Condition
Values
Unit
Note
Min.
Max.
1)
tAOND
tAON
ODT turn-on delay
2
2
nCK
ns
1)2)
1)
ODT turn-on
tAC.MIN
tAC.MAX + 0.7
tAONPD
tAOFD
tAOF
ODT turn-on (Power-Down Modes)
ODT turn-off delay
t
AC.MIN + 2
2 tCK + tAC.MAX + 1
ns
1)
2.5
2.5
nCK
ns
1)3)
1)
ODT turn-off
tAC.MIN
tAC.MAX + 0.6
tAOFPD
tANPD
tAXPD
ODT turn-off (Power-Down Modes)
ODT to Power Down Mode Entry Latency
ODT Power Down Exit Latency
t
AC.MIN + 2
2.5 tCK + tAC.MAX + 1
ns
1)
3
8
—
—
nCK
nCK
1)
1) New units, “tCK.AVG” and “nCK”, are introduced in DDR2-667 and DDR2-800 Unit “tCK.AVG” represents the actual tCK.AVG of the input clock
under operation. Unit “nCK” represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and
DDR2-533, “tCK” is used for both concepts. Example: tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may
be registered at Tm + 2, even if (Tm + 2 - Tm) is 2 x tCK.AVG + tERR.2PER.MIN
.
2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when
the ODT resistance is fully on. Both are measured from tAOND, which is interpreted differently per speed bin. For DDR2-667/800 tAOND is
2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance.
Both are measured from tAOFD, which is interpreted differently per speed bin. For DDR2-667/800, if tCK.AVG = 3 ns is assumed,
t
AOFD is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by
counting the actual input clock edges.
Rev. 1.01, 2008-11
50
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
8
Package Outline
This chapter contains the package dimension figures.
Notes
1. Drawing according to ISO 8015
2. Dimensions in mm
FIGURE 11
Package Outline PG-TFBGA-60
)32B3*ꢏ7)%*$BBꢏꢀꢈꢀꢏꢃꢂꢊ
Rev. 1.01, 2008-11
51
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 12
Package Outline PG-TFBGA-84
)32B3*ꢏ7)%*$BBꢏꢀꢊꢉꢏꢃꢂꢊ
Rev. 1.01, 2008-11
52
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
9
Product Nomenclature
For reference the Qimonda SDRAM component nomenclature is enclosed in this chapter.
TABLE 42
Examples for Nomenclature Fields
Example for
Field Number
1
2
3
4
5
6
7
8
9
10
DDR2 DRAM
HYB
18
T
1G
16
0
A
F
–3.7
TABLE 43
DDR2 Memory Components
Field Description
Values
Coding
1
Qimonda Component Prefix
HYB
HYI
18
Memory components, standard temperature range (0°C – +95 °C)
Memory components, industrial temperature range (-40°C – +95 °C)
2
Interface Voltage [V]
SSTL_18, + 1.8 V (± 0.1 V)
15
SSTL_15, + 1.5 V (± 0.1 V)
3
4
DRAM Technology
T
DDR2
32 Mbit
64 Mbit
128 Mbit
256 Mbit
512 Mbit
1 Gbit
2 Gbit
4 Gbit
× 4
Component Density [Mbit]
32
64
128
256
512
1G
2G
4G
40
5
Number of I/Os
80
× 8
16
× 16
6
7
Product Variant
Die Revision
0 .. 9
–
A ( 0...9 ) First
B ( 0...9 ) Second
C ( 0...9 ) Third
8
9
Package,
Lead-Free Status
C
F
–
FBGA, Lead-containing
FBGA, Lead- and Halogen-free
Standard power product
Low power product
Power
L
Rev. 1.01, 2008-11
53
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Field Description
10 Speed Grade
Values
Coding
–25F
–2.5
–3
DDR2–800 5–5–5
DDR2–800 6–6–6
DDR2–667 4–4–4
DDR2–667 5–5–5
DDR2–533 4–4–4
DDR2–400 3–3–3
–3S
–3.7
–5
Rev. 1.01, 2008-11
54
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
List of Illustrations
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Chip Configuration for ×4 components, FBGA-60, Top View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Chip Configuration for ×8 Components, FBGA-60, Top View. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Chip Configuration for x16 Components in FBGA–84, Top View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Single-ended AC Input Test Conditions Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Differential DC and AC Input and Output Logic Levels Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
AC Overshoot / Undershoot Diagram for Address and Control Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins . . . . . . . . . . . . . . . . . . . . . . . . . 35
Method for Calculating Transitions and Endpoint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Differential Input Waveform Timing – tDS and tDH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Differential Input Waveform Timing – tlS and tlH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Package Outline PG-TFBGA-60. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Package Outline PG-TFBGA-84. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Rev. 1.01, 2008-11
55
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
List of Tables
Table 1
Table 2
Table 3
Table 4
Table 5
Table 6
Table 7
Table 8
Performance Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Ordering Information for RoHS Compliant Products. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Abbreviations for Ball Type. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Abbreviations for Buffer Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Abbreviations for Ball Type. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Abbreviations for Buffer Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Mode Register Definition, BA2:0 = 000B. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Extended Mode Register Definition, BA2:0 = 001B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
EMR(2) Programming Extended Mode Register Definition, BA2:0=010B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
EMR(3) Programming Extended Mode Register Definition, BA2:0=011B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Burst Length and Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Command Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Clock Enable (CKE) Truth Table for Synchronous Transitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Data Mask (DM) Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
DRAM Component Operating Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Recommended DC Operating Conditions (SSTL_18) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
ODT DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Input and Output Leakage Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
DC & AC Logic Input Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Single-ended AC Input Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Differential DC and AC Input and Output Logic Levels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
SSTL_18 Output DC Current Drive. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
SSTL_18 Output AC Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
OCD Default Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Input / Output Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
AC Overshoot / Undershoot Specification for Address and Control Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins . . . . . . . . . . . . . . . . . . . . . 35
IDD Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Definition for IDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
IDD Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Speed Grade Definition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Speed Grade Definition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
DRAM Component Timing Parameter by Speed Grade – DDR2–800 and DDR2–667 . . . . . . . . . . . . . . . . . . 41
Average Clock and Jitter Symbols and Definition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Absolute Jitter Value Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Clock-Jitter Specifications for DDR2–667 and DDR2–800. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
ODT AC Characteristics and Operating Conditions for DDR2–667 and DDR2–800. . . . . . . . . . . . . . . . . . . . 50
Examples for Nomenclature Fields. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
DDR2 Memory Components. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Table 9
Table 10
Table 11
Table 12
Table 13
Table 14
Table 15
Table 16
Table 17
Table 18
Table 19
Table 20
Table 21
Table 22
Table 23
Table 24
Table 25
Table 26
Table 27
Table 28
Table 29
Table 30
Table 31
Table 32
Table 33
Table 34
Table 35
Table 36
Table 37
Table 38
Table 39
Table 40
Table 41
Table 42
Table 43
Rev. 1.01, 2008-11
56
04212008-66HT-ZLFE
Internet Data Sheet
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Contents
1
1.1
1.2
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2
Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Configuration for FBGA-60. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Configuration for FBGA-84. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.1
2.2
2.3
3
Functional Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Mode Register Set (MRS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Extended Mode Register EMR(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Extended Mode Register EMR(2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Extended Mode Register EMR(3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Burst Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.1
3.2
3.3
3.4
3.5
4
Truth Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
5
Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
DC & AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Output Buffer Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Input / Output Capacitance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Overshoot and Undershoot Specification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
5.1
5.2
5.3
5.4
5.5
5.6
6
Currents Measurement Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
7
Timing Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Speed Grade Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Component AC Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Jitter Definition and Clock Jitter Specification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
ODT AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
7.1
7.2
7.3
7.4
8
9
Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Product Nomenclature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Rev. 1.01, 2008-11
57
04212008-66HT-ZLFE
Internet Data Sheet
Edition 2008-11
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2008.
All Rights Reserved.
Legal Disclaimer
THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE
OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY
TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE,
QIMONDA HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT
LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.
Information
For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.
Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in question please
contact your nearest Qimonda Office.
Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a
failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect
the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human
body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health
of the user or other persons may be endangered.
www.qimonda.com
相关型号:
©2020 ICPDF网 联系我们和版权申明