VRS51L1050 [RAMTRON]
Versa 8051 3.3V MCU with 64KB of IAP/ISP Flash; 的Versa 8051 MCU的3.3V与IAP / ISP功能的Flash 64KB
| 型号： | VRS51L1050 |
| 厂家： | 
RAMTRON INTERNATIONAL CORPORATION |
| 描述： | Versa 8051 3.3V MCU with 64KB of IAP/ISP Flash |
| 文件： | 总49页 (文件大小：505K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
VRS51L1050
Preliminary Datasheet
Rev 1.2
Versa 8051 3.3V MCU with 64KB of IAP/ISP Flash
Overview
Feature Set
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
8051/8052 pin compatible
64KB on-chip Flash memory
The VRS51L1050 is based on the standard 8051
microcontroller family architecture and is pin
compatible drop-in replacement for most 8051 MCUs.
a
In-System/In-Application Flash Programming (ISP/IAP)
On-chip Charge Pump for Flash Programming
1024 Bytes on-chip Data SRAM
Four 8-bit I/O Ports, one 4-bit I/O Port
2 PWM Outputs on P1.2 to P1.3 (8/5-bit resolution)
1 Full Duplex UART Serial Port
I²C-compatible Interface
Three 16-bit Timers/Counters
Bit Operation Instruction
8-bit Unsigned Division and Multiply
BCD Arithmetic
Direct and Indirect Addressing
7 Interrupt Sources and 2 Levels of Interrupt Priority
Power saving modes
Wakeup from Power Down by Ext. Interrupt or Reset
Code protection function
Low EMI (inhibit ALE)
Commercial Temperature Range (0°C to +70°C)
3.3V Operating Voltage
The VRS51L1050 is designed for applications that
require a large amount of program/data memory with
non-volatile data storage and/or code/field based
firmware
upgrade
capability
coupled
with
comprehensive peripheral support. It features 64KB of
In-System/In-Application Programmable Flash memory,
1KB of SRAM, an I²C-compatible interface, 2 PWM
output channels, a UART, three 16-bit timers and the
ability to exit the power down mode upon assertion of
an external interrupt (INT0 / INT1).
Ideal
for
battery-powered
applications,
the
VRS51L1050 registers and I/Os maintain their current
value in power down mode while the oscillator is
disabled, enabling the supply current to drop below
20uA.
FIGURE 2: VRS51L1050 QFP-44 AND PLCC-44 PIN OUT DIAGRAMS
The VRS51L1050 is available with firmware that
enables In-System Programming (firmware based boot-
loader) of the Flash memory via the UART interface
(ISPVx version). General Flash memory programming
is supported by device programmers available from
Ramtron or other 3rd party suppliers.
33
23
22
34
P0.3/AD3
P0.2/AD2
P0.1/AD1
P0.0/AD0
VDD
P2.4/A12
P2.3/A11
P2.2/A10
P2.1/A9
P2.0/A8
P4.0
The VRS51L1050 is available in PLCC-44, QFP-44 and
DIP-40 packages and functions over the commercial
temperature range.
VRS51L1050
QFP-44
P4.2
T2/P1.0
VSS
T2EX/P1.1
PWM0/P1.2
PWM1/P1.3
P1.4
XTAL1
XTAL2
#RD/P3.7
#WR/P3.6
FIGURE 1: VRS51L1050 FUNCTIONAL DIAGRAM
44
12
11
1
64KB
FLASH
8051
PROCESSOR
ADDRESS/
DATA BUS
1024 Bytes of
SRAM
PORT 0
8
8
8
8
4
I2C
PORT 1
PORT 2
PORT 3
PORT 4
6
1
40
7
39
P1.5
SCL/P1.6
SDA/P1.7
RES
P0.4/AD4
P0.5/AD5
P0.6/AD6
UART
P0.7/AD7
#EA
RXD/P3.0
P4.3
VRS51L1050
PLCC-44
P4.1
2 INTERRUPT
INPUTS
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
ALE
#PSEN
P2.7/A15
P2.6/A14
P2.5/A13
TIMER 0
TIMER 1
TIMER 2
T1/P3.5
17
29
28
18
POWER
CONTROL
RESET
PWM
2
Ramtron International Corporation
1850 Ramtron Drive Colorado Springs
Colorado, USA, 80921
http://www.ramtron.com
MCU customer service: 1-800-943-4625, 1-514-871-2447 x 208
1-800-545-FRAM, 1-719-481-7000
♦
♦
♦
page 1 of 49
VRS51L1050
Pin Descriptions for QFP-44/PLCC-44
TABLE 1: PIN DESCRIPTIONS FOR QFP-44/PLCC-44
QFP
- 44
1
PLCC
- 44
7
QFP
- 44
PLCC
- 44
Name
P1.5
I/O
Function
Bit 5 of Port 1
I²C SCL
Bit 6 of Port 1
I²C SDA
Bit 7 of Port 1
Reset
Receive Data
Bit 0 of Port 3
Bit 3 of Port 4
Transmit Data &
Bit 1 of Port 3
External Interrupt 0
Bit 2 of Port 3
External Interrupt 1
Bit 3 of Port 3
Timer 0
Bit 4 of Port 3
Timer 1 & 3
Bit 5 of Port
Ext. Memory Write
Bit 6 of Port 3
Ext. Memory Read
Bit 7 of Port 3
Oscillator/Crystal Output
Oscillator/Crystal In
Ground
Bit 0 of Port 4
Bit 0 of Port 2
Bit 8 of External Memory Address
Bit 1 of Port 2
Bit 9 of External Memory Address
Bit 2 of Port 2
Bit 10 of External Memory Address
Bit 3 of Port 2 &
Bit 11 of External Memory Address
Bit 4 of Port 2
Bit 12 of External Memory Address
Bit 5 of Port 2
Name
P2.6
A14
P2.7
A15
I/O
I/O
O
I/O
O
O
O
I/O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
-
Function
I/O
O
I/O
O
I/O
I
I
I/O
I/O
O
I/O
I
I/O
I
I/O
I
I/O
I
I/O
O
I/O
O
I/O
O
Bit 6 of Port 2
24
25
30
31
SCL
P1.6
SDA
P1.7
RES
RXD
P3.0
P4.3
TXD
P3.1
#INT0
P3.2
#INT1
P3.3
T0
Bit 14 of External Memory Address
Bit 7 of Port 2
Bit 15 of External Memory Address
Program Store Enable
Address Latch Enable
Bit 1 of Port 4
2
8
3
4
5
6
7
9
26
27
28
29
32
33
34
35
#PSEN
ALE
P4.1
#EA
P0.7
AD7
P0.6
AD6
P0.5
AD5
P0.4
AD4
P0.3
AD3
P0.2
AD2
P0. 1
AD1
P0.0
AD0
VDD
P4.2
T2
10
11
12
13
External Access
Bit 7 Of Port 0
30
31
32
33
34
35
36
37
36
37
38
39
40
41
42
43
Data/Address Bit 7 of External Memory
Bit 6 of Port 0
Data/Address Bit 6 of External Memory
Bit 5 of Port 0
Data/Address Bit 5 of External Memory
Bit 4 of Port 0
Data/Address Bit 4 of External Memory
Bit 3 Of Port 0
8
14
15
16
17
18
19
9
10
11
12
13
P3.4
T1
Data/Address Bit 3 of External Memory
Bit 2 of Port 0
P3.5
#WR
P3.6
#RD
P3.7
XTAL2
XTAL1
VSS
P4.0
P2.0
A8
P2.1
A9
P2.2
A10
P2.3
A11
P2.4
A12
Data/Address Bit 2 of External Memory
Bit 1 of Port 0 & Data
Address Bit 1 of External Memory
Bit 0 Of Port 0 & Data
Address Bit 0 of External Memory
VCC
14
15
16
17
20
21
22
23
I
-
38
39
44
1
I/O
I
I/O
I
Bit 2 of Port 4
I/O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
Timer 2 Clock Out
40
41
42
2
3
4
P1.0
T2EX
P1.1
PWM0
P1.2
Bit 0 of Port 1
18
19
20
21
22
23
24
25
26
27
28
29
Timer 2 Control
I/O
Bit 1 of Port 1
PWM Channel 0
I/O
O
Bit 2 of Port 1
PWM1
P1.3
PWM Channel 1
Bit 3 of Port 1
Bit 4 of Port 1
43
44
5
6
I/O
I/O
P1.4
P2.5
A13
Bit 13 of External Memory Address
33
34
23
22
P0.3/AD3
P0.2/AD2
P0.1/AD1
P0.0/AD0
VDD
P2.4/A12
P2.3/A11
P2.2/A10
P2.1/A9
P2.0/A8
P4.0
6
1
40
7
39
P1.5
P0.4/AD4
P0.5/AD5
P0.6/AD6
SCL/P1.6
SDA/P1.7
RES
VRS51L1050
QFP-44
P0.7/AD7
#EA
RXD/P3.0
P4.3
VRS51L1050
PLCC-44
P4.2
P4.1
T2/P1.0
T2EX/P1.1
VSS
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
ALE
XTAL1
#PSEN
P2.7/A15
P2.6/A14
P2.5/A13
PWM0/P1.2
PWM1/P1.3
P1.4
XTAL2
#RD/P3.7
#WR/P3.6
44
1
12
11
T1/P3.5
17
29
28
18
______________________________________________________________________________________________
www.ramtron.com page 2 of 49
VRS51L1050
VRS51L1050 DIP-40 Pin Descriptions
DIP40
21
Name
P2.0
A8
P2.1
A9
P2.2
A10
P2.3
A11
P2.4
A12
P2.5
A13
P2.6
A14
P2.7
A15
I/O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
Function
Bit 0 of Port 2
Bit 8 of External Memory Address
Bit 1 of Port 2
Bit 9 of External Memory Address
Bit 2 of Port 2
Bit 10 of External Memory Address
Bit 3 of Port 2 &
Bit 11 of External Memory Address
Bit 4 of Port 2
Bit 12 of External Memory Address
Bit 5 of Port 2
Bit 13 of External Memory Address
Bit 6 of Port 2
Bit 14 of External Memory Address
Bit 7 of Port 2
Bit 15 of External Memory Address
Program Store Enable
Address Latch Enable
External Access
Flash programming voltage input
Bit 7 Of Port 0
Data/Address Bit 7 of External
Memory
Bit 6 of Port 0
Data/Address Bit 6 of External
Memory
Bit 5 of Port 0
Data/Address Bit 5 of External
Memory
Bit 4 of Port 0
Data/Address Bit 4 of External
Memory
Bit 3 Of Port 0
Data/Address Bit 3 of External
Memory
Bit 2 of Port 0
Data/Address Bit 2 of External
Memory
Bit 1 of Port 0 & Data
Address Bit 1 of External Memory
Bit 0 Of Port 0 & Data
Address Bit 0 of External Memory
Supply input
TABLE 2: VRS51L1050 PIN DESCRIPTIONS FOR DIP40 PACKAGE
22
23
24
25
26
27
28
DIP40
Name
T2
I/O
I
I/O
I
I/O
Function
Timer 2 Clock Out
1
P1.0
T2EX
P1.1
PWM0
P1.2
PWM1
P1.3
P1.4
P1.5
SCL
P1.6
SDA
P1.7
RESET
RXD
P3.0
TXD
P3.1
#INT0
P3.2
#INT1
P3.3
T0
P3.4
T1
P3.5
#WR
P3.6
#RD
Bit 0 of Port 1
Timer 2 Control
Bit 1 of Port 1
PWM Channel 0
Bit 2 of Port 1
PWM Channel 1
Bit 3 of Port 1
Bit 4 of Port 1
Bit 5 of Port 1
I²C SCL
Bit 6 of Port 1
I²C SDA
Bit 7 of Port 1
Reset
Receive Data
Bit 0 of Port 3
Transmit Data &
Bit 1 of Port 3
External Interrupt 0
Bit 2 of Port 3
External Interrupt 1
Bit 3 of Port 3
Timer 0
Bit 4 of Port 3
Timer 1 & 3
Bit 5 of Port
Ext. Memory Write
Bit 6 of Port 3
Ext. Memory Read
Bit 7 of Port 3
Oscillator/Crystal Output
Oscillator/Crystal In
Ground
2
3
4
I/O
O
I/O
I/O
I/O
O
I/O
O
I/O
I
5
6
I/O
O
O
7
29
30
#PSEN
ALE
#EA /
VPP
P0.7
8
9
O
31
I
I
10
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
I/O
I
I/O
I
I/O
I
I/O
I
I/O
O
I/O
O
I/O
O
32
AD7
P0.6
AD6
P0.5
AD5
P0.4
AD4
P0.3
AD3
P0.2
AD2
11
12
13
14
15
16
17
33
34
35
36
P3.7
XTAL2
XTAL1
VSS
18
19
20
37
38
I
-
P0. 1
AD1
P0.0
AD0
VDD
I/O
I/O
I/O
I/O
-
39
40
T2 / P1.0
T2EX / P1.1
PWM0 / P1.2
PWM1 / P1.3
P1.4
1
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VDD
2
P0.0 / AD0
P0.1 / AD1
P0.2 / AD2
P0.3 / AD3
P0.4 / AD4
P0.5 / AD5
P0.6 / AD6
P0.7 / AD7
#EA / VPP
ALE
3
4
5
P1.5
6
SCL / P1.6
SDA / P1.7
RESET
7
8
9
VRS51L1050
DIP-40
RXD / P3.0
TXD / P3.1
#INT0 / P3.2
#INT1 / P3.3
T0 / P3.4
T1 / P3.5
#WR / P3.6
#RD / P3.7
XTAL2
10
11
12
13
14
15
16
17
18
19
20
PSEN
P2.7 / A15
P2.6 / A14
P2.5 / A13
P2.4 / A12
P2.3 / A11
P2.2 / A10
P2.1 / A9
P2.0 / A8
XTAL1
VSS
______________________________________________________________________________________________
www.ramtron.com page 3 of 49
VRS51L1050
Instruction Set
Size
(bytes)
Mnemonic
Description
Instr. Cycles
Boolean Instruction
CLR C
CLR bit
SETB C
SETB bit
CPL C
The following table describes the instruction set of the
VRS51L1050. The instructions are function and binary code
compatible with industry standard 8051s.
Clear Carry bit
Clear bit
Set Carry bit to 1
Set bit to 1
Complement Carry bit
Complement bit
Logical AND between Carry and bit
Logical AND between Carry and not bit
Logical ORL between Carry and bit
Logical ORL between Carry and not bit
Copy bit value into Carry
Copy Carry value into Bit
1
2
1
2
1
2
2
2
2
2
2
2
1
1
1
1
1
1
2
2
2
2
1
2
TABLE 3: LEGEND FOR INSTRUCTION SET TABLE
CPL bit
Symbol
Function
ANL C,bit
ANL C,#bit
ORL C,bit
ORL C,#bit
MOV C,bit
MOV bit,C
A
Accumulator
Rn
Register R0-R7
Direct
@Ri
rel
Internal register address
Internal register pointed to by R0 or R1 (except MOVX)
Two's complement offset byte
Direct bit address
bit
Data Transfer Instructions
#data
#data 16
addr 16
addr 11
8-bit constant
16-bit constant
16-bit destination address
11-bit destination address
MOV A, Rn
Move register to A
1
2
1
2
1
2
2
2
2
3
2
3
1
2
2
3
1
1
1
1
1
1
2
2
1
2
1
1
1
1
1
1
1
2
1
1
2
2
2
2
1
2
1
2
2
2
2
2
2
2
2
2
1
1
1
1
MOV A, direct
MOV A, @Ri
Move direct byte to A
Move data memory to A
MOV A, #data
MOV Rn, A
Move immediate to A
Move A to register
TABLE 4: VRS51L1050 INSTRUCTION SET
MOV Rn, direct
MOV Rn, #data
MOV direct, A
MOV direct, Rn
MOV direct, direct
MOV direct, @Ri
MOV direct, #data
MOV @Ri, A
MOV @Ri, direct
MOV @Ri, #data
MOV DPTR, #data
MOVC A, @A+DPTR
Move direct byte to register
Move immediate to register
Move A to direct byte
Move register to direct byte
Move direct byte to direct byte
Move data memory to direct byte
Move immediate to direct byte
Move A to data memory
Move direct byte to data memory
Move immediate to data memory
Move immediate to data pointer
Move code byte relative DPTR to A
Move code byte relative PC to A
Move external data (A8) to A
Move external data (A16) to A
Move A to external data (A8)
Move A to external data (A16)
Push direct byte onto stack
Pop direct byte from stack
Exchange A and register
Size
(bytes)
Mnemonic
Description
Instr. Cycles
Arithmetic instructions
ADD A, Rn
ADD A, direct
ADD A, @Ri
ADD A, #data
ADDC A, Rn
ADDC A, direct
ADDC A, @Ri
ADDC A, #data
SUBB A, Rn
SUBB A, direct
SUBB A, @Ri
SUBB A, #data
INC A
Add register to A
Add direct byte to A
Add data memory to A
Add immediate to A
Add register to A with carry
Add direct byte to A with carry
Add data memory to A with carry
Add immediate to A with carry
Subtract register from A with borrow
Subtract direct byte from A with borrow
Subtract data mem from A with borrow
Subtract immediate from A with borrow
Increment A
1
2
1
2
1
2
1
2
1
2
1
2
1
1
2
1
1
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
4
4
1
MOVC A, @A+PC
MOVX A, @Ri
MOVX A, @DPTR
MOVX @Ri, A
MOVX @DPTR, A
PUSH direct
POP direct
INC Rn
Increment register
XCH A, Rn
INC direct
Increment direct byte
XCH A, direct
XCH A, @Ri
XCHD A, @Ri
Branching Instructions
ACALL addr 11
LCALL addr 16
RET
Exchange A and direct byte
Exchange A and data memory
Exchange A and data memory nibble
INC @Ri
DEC A
Increment data memory
Decrement A
DEC Rn
Decrement register
DEC direct
DEC @Ri
INC DPTR
Decrement direct byte
Decrement data memory
Increment data pointer
Multiply A by B
Absolute call to subroutine
Long call to subroutine
Return from subroutine
Return from interrupt
Absolute jump unconditional
Long jump unconditional
Short jump (relative address)
Jump on carry = 1
Jump on carry = 0
Jump on direct bit = 1
Jump on direct bit = 0
Jump on direct bit = 1 and clear
Jump indirect relative DPTR
Jump on accumulator = 0
Jump on accumulator 1= 0
Compare A, direct JNE relative
Compare A, immediate JNE relative
Compare reg, immediate JNE relative
Compare ind, immediate JNE relative
Decrement register, JNZ relative
Decrement direct byte, JNZ relative
2
3
1
1
2
3
2
2
2
3
3
3
1
2
2
3
3
3
3
2
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
MUL AB
RETI
DIV AB
Divide A by B
AJMP addr 11
LJMP addr 16
SJMP rel
JC rel
JNC rel
JB bit, rel
JNB bit, rel
JBC bit, rel
JMP @A+DPTR
JZ rel
DA A
Decimal adjust A
Logical Instructions
ANL A, Rn
ANL A, direct
ANL A, @Ri
ANL A, #data
ANL direct, A
ANL direct, #data
ORL A, Rn
ORL A, direct
ORL A, @Ri
ORL A, #data
ORL direct, A
ORL direct, #data
XRL A, Rn
XRL A, direct
XRL A, @Ri
XRL A, #data
XRL direct, A
XRL direct, #data
CLR A
AND register to A
AND direct byte to A
AND data memory to A
AND immediate to A
AND A to direct byte
AND immediate data to direct byte
OR register to A
OR direct byte to A
OR data memory to A
OR immediate to A
OR A to direct byte
OR immediate data to direct byte
Exclusive-OR register to A
Exclusive-OR direct byte to A
Exclusive-OR data memory to A
Exclusive-OR immediate to A
Exclusive-OR A to direct byte
Exclusive-OR immediate to direct byte
Clear A
1
2
1
2
2
3
1
2
1
2
2
3
1
2
1
2
2
3
1
1
1
1
1
1
1
1
1
1
1
1
2
1
1
1
1
1
2
1
1
1
1
1
2
1
1
1
1
1
1
1
JNZ rel
CJNE A, direct, rel
CJNE A, #d, rel
CJNE Rn, #d, rel
CJNE @Ri, #d, rel
DJNZ Rn, rel
DJNZ direct, rel
Miscellaneous Instruction
NOP
No operation
1
1
Rn:
@Ri:
Any of the register R0 to R7
Indirect addressing using Register R0 or R1
#data: immediate Data provided with Instruction
#data16: Immediate data included with instruction
address at the bit level
relative address to Program counter from +127 to –128
Addr11: 11-bit address range
Addr16: 16-bit address range
CPL A
Compliment A
SWAP A
Swap nibbles of A
RL A
Rotate A left
bit:
rel:
RLC A
RR A
Rotate A left through carry
Rotate A right
RRC A
Rotate A right through carry
#d:
Immediate Data supplied with instruction
______________________________________________________________________________________________
www.ramtron.com page 4 of 49
VRS51L1050
Special Function Registers (SFR)
Addresses 80h to FFh of the SFR address space can be accessed in direct addressing mode only. The following table
lists the VRS51L1050 special function registers.
TABLE 5: SPECIAL FUNCTION REGISTERS (SFR)
SFR
Register
SFR
Adrs
80h
81h
82h
83h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
90h
98h
99h
9Bh
A0h
A8h
A9h
AAh
B0h
B3h
B4h
B8h
B9h
BFh
C0h
C1h
C2h
C3h
C4h
C5h
C8h
C9h
CAh
CBh
CCh
CDh
D0h
D3h
D4h
D8h
E0h
F0h
F4h
F5h
F6h
F7h
Reset
Value
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1111 1111b
0000 0111b
0000 0000b
0000 0000b
0000 0000b
0000 0001b
0000 0000b
0000 0010b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
1111 1111b
0000 0000b
0111 1111b
0000 0000b
1111 1111b
0000 0000b
0000 0000b
0000 0000b
1111 1011b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 1010b
0000 0000b
1010 0000h
0000 0001b
0000 0000h
0000 0000h
0000 0000h
0000 0000b
Xxxx xx00h
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0001b
0000 0000b
0000 0000b
****1111b
P0
SP
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
DPL
DPH
RCON
reserved
PCON
TCON
TMOD
TL0
RAMS1
RAMS0
-
-
SMOD
TF1
GATE1
GF1
IE1
GATE0
GF0
IT1
C/T0
-
-
-
-
-
PDOWN
IE0
M1.0
-
IDLE
IT0
M0.0
-
-
-
-
-
RI
-
-
-
EX0
-
TR1
C/T1
-
-
-
-
-
SM1
-
SCLE
-
-
-
-
-
TF0
M1.1
-
-
-
-
-
SM2
-
-
-
ET2
-
-
-
TR0
M0.1
-
-
-
-
-
REN
-
-
-
ES
-
-
-
-
-
-
-
-
-
-
-
TL1
-
-
-
-
TI
-
-
-
TH0
TH1
P1
-
-
SCON
SBUF
I2CPWME
P2
SM0
-
SDAE
-
EA
-
-
-
TB8
-
PWM1E
RB8
-
PWM1E
-
-
IEN1
ET1
-
-
-
EX1
-
-
ET0
EI2C
I2CIF
-
NP0.1
NP1.1
PT0
PI2C
XRAME
I2CMASTER
IE1
IF1
P3
-
-
PWMD0
PWMD1
IP
PWMD0.4
PWMD1.4
PWMD0.3
PWMD1.3
PWMD0.2
PWMD1.2
PWMD0.1
PWMD1.1
PS
-
PDWAKEUP
I2CNOACKIF
PWMD0.0
PWMD1.0
NP0.2
NP1.2
PX1
-
IAPE
I2CRXACK
NP0.0
NP1.0
PX0
-
-
-
-
-
-
PT2
-
-
PT1
-
-
IP1
-
SYSCON
I2CSTATUS
I2CADDR
I2CCTRL1
I2CCTRL2
I2CTX
I2CRX
T2CON
T2MOD
RCAP2L
RCAP2H
TL2
TH2
PSW
PWMCTRL0
PWMCTRL1
P4
ALEI
I2CTXACK
I2CTXFAIL
I2CRXIF
I2CADDR7
I2CTXIF
I2CADDR6
I2CADDR5
I2CADDR4
I2CADDR3
I2CADDR2
I2CADDR1
MSBCOMP
I2CCK0
I2CEN
MATCH
-
-
-
-
-
-
-
-
-
I2CBUSY
RESTART
I2CCK2
I2CCK1
MASTERRW
SLAVERW
-
-
-
-
-
-
-
-
-
-
-
-
-
-
TF2
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2
T2OE
-
-
-
CP/RL2
CDOWN
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
CY
AC
F0
RS1
RS0
OV
5BITE
5BITE
P4.2
-
-
PWMCK1
PWMCK1
P4.1
-
P
PWMCK0
PWMCK0
P4.0
-
-
-
-
-
-
-
-
-
-
-
-
-
P4.3
-
-
FA11
FA3
FD3
ACC
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
B
-
-
-
IAPFADHI
IAPFADLO
IAPFDATA
IAPFCTRL
FA15
FA7
FD7
FA14
FA6
FD6
FA13
FA5
FD5
FA12
FA4
FD4
FA10
FA2
FD2
FA9
FA1
FD1
IAPFCT1
FA8
FA0
FD0
IAPFCT0
IAPSTART
______________________________________________________________________________________________
www.ramtron.com page 5 of 49
VRS51L1050
When programming the ISP boot program into the
VRS51L1050, the “lock bit” option should be activated
in order to:
VRS51L1050 Program Memory
The VRS51L1050 includes 64KB of on-chip Flash
memory that can be used as program memory or as
general non-volatile data storage memory using the In-
Application Programming (IAP) feature.
o
Protect the ISP Flash memory zone from being
inadvertently erased (this can happen when
the Flash Erase operations are performed
under the control of the ISP boot program),
Prevent the VRS51L1050 Flash from being
read back using a parallel programmer.
o
ISP Boot Program Memory Zone
The upper portion of the VRS51L1050 Flash memory
can be reserved to store an ISP (In-System
Programmable) boot loader program.
If an erase operation is performed using a parallel
programmer, the entire Flash memory, including the
ISP boot program memory zone, will be erased.
This boot program can be used to program the Flash
memory via the serial interface (or any other method)
with the VRS51L1050’s In-Application Programming
feature. This allows the processor to load the program
from an external device or system and program it into
the Flash memory (see the VRS51L1050 IAP feature
section).
VRS51L1050 ISPV3 Firmware Boot Program
An ISP boot loader program is available for the
VRS51L1050 (ISPVx Firmware, x = revision, see
Ramtron web site for latest revision). The ISPVx
firmware enables In-System-Programming of the
VRS51L1050 on the final application PCB using the
device’s UART interface. See the following figure for a
hardware configuration example (other configurations
are also possible).
The size of the memory block reserved for the ISP
boot loader program (when activated) is adjustable
from 512 bytes up to 4KB in increments of 512 bytes.
FIGURE3: VRS51L1050-ISP PROGRAM SIZE VS ISP CONFIG. VALUE
FIGURE 4: VRS51L1050 INTERFACE FOR IN-SYSTEM PROGRAMMING
FFFFh
FE00h
FC00h
FA00h
VRS51L1050
(with ISPV3
Firmware)
F800h
ISP Program Size =
ISP Config value x 512Bytes
TXD
F600h
F400h
F200h
F000h
RXD
To PC
Creset
PNP
150k
RES
0000h
Rreset
Programming the ISP Boot Program
The ISP boot program must be programmed into the
device using
Ramtron’s VERSAMCU-PPR or
programmer that supports the VRS51L1050). The
Flash memory reserved for the ISP program is defined
by the parallel programmer software at the moment the
device is programmed.
a
parallel programmer (such as
commercial
The VRS51L1050 is available with or without the
ISPVx boot loader firmware (see ordering information
on page 50). The ISPVx boot loader firmware can also
be programmed into the VRS51L1050 by the user.
Source code is included with Ramtron’s Windows™-
based Versa Ware ISP application software, which
allows communication with the ISPVx firmware.
a
Visit the Ramtron web site to download the Versa
Ware ISP software. For more information on the ISPVx
firmware, consult the “Versa Ware ISP - VRS51L1050
ISPVx User Guide.pdf”, also available on the Ramtron
web site.
______________________________________________________________________________________________
www.ramtron.com page 6 of 49
VRS51L1050
ISP Program Start Conditions
VRS51L1050 IAP feature
Setting the ISP page configuration to a value other
than 0 will cause the processor to jump to the base
address of the ISP boot code when a hardware reset is
performed (provided that the value FFh is present at
program address 0000h).
The VRS51L1050 IAP feature refers to the processor’s
ability to self-program the Flash memory from within
the user program. Five SFR registers control the IAP
operation. The description of these registers is
provided in the following sections.
When the ISP page configuration is set to 0 at the
moment the device is programmed using a parallel
programmer, the ISP boot feature will be disabled.
System Control Register
By default, upon reset the IAP feature of the
VRS51L1050 is deactivated. The IAPE bit of the
SYSCON register is used to enable (and disable) the
VRS51L1050 IAP function.
An alternate way to force the VRS51C1050 to jump to
the ISP boot program is to maintain pins P2.6 and
P2.7 or pin P4.3 at a low logic level during a hardware
reset, as shown in the diagram below:
TABLE 6: SYSTEM CONTROL REGISTER (SYSCON) – SFR BFH
7
6
5
4
3
2
1
0
FIGURE 5: VRS51C1050 ALTERNATE ISP BOOT PROGRAM ACCESS
XRAME
PDWAKEUP
IAPE
ALEI
10ms
10ms
Bit
Mnemonic Description
7
6
5
4
Unused
Unused
Unused
PDWAKEUP
-
-
-
P2.7
Power down wakeup from INT0 / INT1
0 = Deactivated
1 = Device can wakeup from power down
from external interrupt
-
IAP function enable bit
0 = IAP function is deactivated
1 = IAP function is activated
768 byte on-chip enable bit
0 = Enabled
P2.6
RES
3
2
Unused
IAPE
1
0
XRAME
ALEI
OR...
1 = Disabled
ALE output inhibit bit, used to reduce EMI.
0 = ALE pin is active
10ms
10ms
1 = ALE is inhibited
P4.3
RES
IAP Flash Address and Data Registers
The IAPFADHI and IAPADLO registers are used to
specify the address at which the IAP function will be
performed.
TABLE 7:IAP FLASH ADDRESS HIGH - SFR F4H
7
6
5
4
3
2
2
1
1
0
0
The ISP boot program can also be accessed via the
LJMP instruction. When the ISP page configuration is
set to 0 while the device is being programmed with a
parallel programmer, the ISP boot feature will be
disabled.
IAPFADHI[15:8]
TABLE 8:IAP FLASH ADDRESS LOW - SFR F5H
7
6
5
4
3
IAPFADLO[15:8]
The IAPFDATA SFR register contains the data byte
required to perform the IAP function.
TABLE 9:IAP FLASH DATA REGISTER - SFR F6H
7
6
5
4
3
2
1
0
IAPFDATA[7:0]
______________________________________________________________________________________________
www.ramtron.com page 7 of 49
VRS51L1050
IAP Byte Program Function
IAP Flash Control Register
The IAP byte program function is used to program a
byte into a specified Flash memory location under the
control of the IAP feature (see the following program
example):
The VRS51L1050 IAP function operation is controlled
by the IAP Flash control register, IAPFCTRL. Setting
the IAPSTART bit to 1 starts the execution of the IAP
command specified by the IAPFCT[1:0] bits of the IAP
Flash control register.
IAP_PROG: MOV
IAPFDATA,#55H
IAPFDATA,#0AAH
IAPFDATA,#55H
;Sequence to Enable Writing
; the IAPSTART bit
MOV
MOV
TABLE 10:IAP FLASH CONTROL REGISTER - SFR F7H
7
6
5
4
3
2
1
0
MOV
MOV
MOV
MOV
MOV
SYSCON,#04H
;ENABLE IAP FUNCTION
;Set MSB of address to program
;Set LSB of address to program
;Set Data to Program
IAPFADHI, FADRSH
IAPFADLO,FADRSL
IAPFDATA,FDATA
IAPFCTRL,#80H
IAPFCTRL[15:8]
;Set the IAP Start bit
Bit
Mnemonic Description
IAPSTART IAP Selected operation start sequence
7
6
5
4
3
2
1
0
;**The program Counter will stop until the IAP function is completed
Unused
Unused
Unused
Unused
Unused
-
-
-
-
-
IAP Page Erase Function
Using the IAP feature, it is possible to perform a page
erase of the VRS51L1050 Flash memory (the memory
area occupied by the ISP boot program cannot be
page erased). Each page is 512 bytes in size.
IAPFCT[1:0]
Flash Memory IAP Function
The IAP subsystem handles four different functions.
Which are controlled by the IAPFCT bits as follows:
To perform a Flash page erase, the page address is
specified by the XY (hex) value written into the
IAPFADHI register. (The value 00h must be written
into the IAPFADLO registers.)
TABLE 11:IAP FUNCTIONS
IAPFCT[1:0] Bits value
IAP Function
Flash Byte Program
Flash Erase Protect
Flash Page Erase
Flash Erase
00
01
10
11
If the “Y” portion of the IAPFADHI register represents
an even number, the page to be erased corresponds
to the range XY00h to X(Y+1)FFh.
If the “Y” portion of the IAPFADHI register represents
an odd number, the page to be erased corresponds to
the range X(Y-1)00h to XYFFh.
It is important to note that for security reasons, the
IAPSTART bit of the IAPFCTRL register is configured
as read-only by default.
The following program example erases the page
corresponding to the address B000h-CFFFh:
To set the IAPSTART bit to 1, the following operation
sequence must be performed:
;** Erase Flash page located at address B000h to CFFFh.
MOV IAPFDATA,#55h
MOV IAPFDATA,#AAh
MOV IAPFDATA,#55h
PageErase: MOV
IAPFDATA,#55H
IAPFDATA,#0AAH
IAPFDATA,#55H
;Sequence to Enable Writing
; the IAPSTART bit
MOV
MOV
MOV
MOV
MOV
MOV
SYSCON,#04H
IAPFADHI, #0B0h
IAPFADLO,#00h
IAPFCTRL,#82H
;ENABLE IAP FUNCTION
;Set MSB of Page address to erase
;Set LSB of address = 00
Once the start bit is set to 1, the IAP subsystem will
read the contents of the IAP Flash address and data
registers and hold the VRS51L1050 program counter
at its current value until the IAP operation is complete.
When it is complete, the IAPSTART bit will be cleared
and the program will continue executing.
;SET THE IAP START BIT
IAP Chip Erase & Chip Protect Functions
The IAP chip erase function will erase the entire Flash
memory contents, with the exception of the ISP boot
program area. Running this function will also
automatically unprotect the Flash memory.
When the chip protect function is enabled, values read
back from Flash memory will be 00h.
______________________________________________________________________________________________
www.ramtron.com page 8 of 49
VRS51L1050
By default after reset, only the 256 bytes of SRAM
mapped to internal memory is accessible (access to
the remaining 768 bytes of SRAM is disabled). This
768 bytes can be enabled by setting the XRAME bit of
the SYSCON register located at address BFh in the
SFR.
Program Status Word Register
The PSW register is a bit-addressable register that
contains the status flags (CY, AC, OV, P), user flag
(F0) and register bank select bits (RS1, RS0) of the
8051 processor.
TABLE 12: PROGRAM STATUS WORD REGISTER (PSW) - SFR DOH
Lower 128 Bytes (00h to 7Fh, Bank 0 & Bank 1)
7
CY
6
AC
5
F0
4
RS1
3
RS0
2
OV
1
-
0
P
Details of the lower 128 bytes of data memory (from
00h to 7Fh) are summarized as follows:
Bit
Mnemonic Description
7
6
5
4
3
2
1
0
CY
AC
F0
RS1
RS0
OV
-
Carry bit
Auxiliary carry bit from bit 3 to 4.
User definer flag
R0-R7 Register bank select bit 0
R0-R7 Register bank select bit 1
Overflow flag
o
o
Address range 00h to 7Fh can be accessed in
direct and indirect addressing modes.
Address range 00h to 1Fh includes R0-R7
register areas.
Address range 20h to 2Fh is bit-addressable.
Address range 30h to 7Fh is not bit-
addressable and can be used as general
purpose storage.
o
o
-
P
Parity flag
RS1
RS0
Active Bank
Address
0
0
1
1
0
1
0
1
0
1
2
3
00h-07h
08h-0Fh
10h-17h
18-1Fh
Upper 128 Bytes (80h to FFh, Bank 2 & Bank 3)
The upper 128 bytes of data memory ranging from 80h
to FFh can be accessed using indirect addressing or
by using bank mapping in direct addressing mode.
Data Pointer
Stack Pointer
The VRS51L1050 has one 16-bit data pointer. The
DPTR is accessed via two SFR addresses: DPL
located at address 82h and DPH located at address
83h.
The stack pointer is a register located at address 81h
of the SFR register area whose value corresponds or
points to the address of the last item placed on the
processor stack. The stack pointer contents are
incremented each time new data is placed on the
stack.
Data Memory
The VRS51L1050 has 1KB of on-chip SRAM: 256
bytes are mapped into the internal memory bus as is
standard for 8052 MCUs. The remaining 768 bytes
(expanded SRAM) can be accessed using external
memory addressing via the MOVX instruction.
By default, the stack pointer value is 07h, but it is
possible to program the processor stack pointer to
point anywhere in the 00h to FFh range of SRAM.
When a function call is performed or an interrupt is
serviced, the 16-bit return address (two bytes) is stored
on the stack. Data can be placed manually on the
stack by using the PUSH and POP functions.
FIGURE 6: VRS51L1050 DATA MEMORY
02FF
Expanded SRAM Access Using the MOVX @DPTR
Instruction
Expanded 768 bytes
(accessed by direct
external addressing mode,
using the MOVX
The 768 bytes of expanded SRAM data memory
occupies addresses 0000h to 02FFh. This can be
accessed using external direct addressing (i.e. the
MOVX instruction). Note that in the case of indirect
addressing using the MOVX @DPTR instruction, if the
address is larger than 02FFh, the VRS51L1050 will
access off-chip memory in the external memory space
using the external memory control signals.
instruction)
(XRAME=1)
FF
Upper 128 bytes
SFR
(Indirect addressing mode only)
(Direct addressing mode Only)
80
7F
Lower 128 bytes
00
0000
______________________________________________________________________________________________
www.ramtron.com page 9 of 49
VRS51L1050
Internal SRAM Control Register
Description of Peripherals
System Control Register
The 768 bytes of expanded SRAM can also be
accessed using the MOVX @Rn instruction (where n =
0 or 1). This instruction can only access data in a
range of 256 bytes. The internal SRAM control register
(RCON) allows users to select which part of the
expanded SRAM will be accessed by this instruction,
by configuring the value of the RAMS0 and RAMS1
bits.
The following table describes the system control
register (SYSCON).
TABLE 14: SYSTEM CONTROL REGISTER (SYSCON) – SFR BFH
7
6
5
4
3
2
1
0
ALEI
XRAME
PDWAKEUP
IAPE
Bit
Mnemonic Description
The default setting of the RAMS1 and RAMS0 bits is
00 (page 0). Each page has 256 bytes.
7
6
5
4
Unused
Unused
Unused
PDWAKEUP
-
-
-
TABLE 13: INTERNAL SRAM CONTROL REGISTER (RCON) - SFR 85H
7
6
5
4
3
2
1
0
Power down wakeup from INT0/INT1
0 = Deactivated
Unused
RAMS1
RAMS0
1 = Device can exit power down from the
external interrupt
-
IAP function enable bit
0 = IAP function is deactivated
1 = IAP function is activated
768 byte on-chip enable bit
0 = Enabled
1 = Disabled
ALE output inhibit bit, which is used to
reduce EMI.
0 = ALE pin is active
1 = ALE is inhibited
Bit
7
6
5
4
3
2
1
0
Mnemonic Description
3
2
Unused
IAPE
Unused
Unused
Unused
Unused
Unused
Unused
RAMS1
RAMS0
-
-
-
-
-
-
1
0
XRAME
ALEI
These two bits are used with Rn of instruction
OVX @Rn, n=1,0 for mapping (see section on
extended 768 bytes)
RAMS1, RAMS0
00
01
10
Mapped area
000h-0FFh
100h-1FFh
200h-2FFh
XY00h-XYFF*
Bit 4 of the SYSCON register is the PDWAKEUP bit
that, when set to 1, allows the device to exit power
down mode from external interrupt INT0/INT, provided
it is activated. If the PDWAKEUP bit is cleared, the
external INT0/INT1 will not wake up the processor.
11
*Externally generated
Example:
Suppose that RAMS1, RAMS0 are set to 0 and 1,
respectively, and Rn has a value of 45h.
The IAPE bit is used to enable and disable the IAP
function.
Performing MOVX @Rn, A, (where n is 0 or 1) allows the
user to transfer the value of A to the expanded SRAM at
address 145h (page 1).
The XRAME bit allows the user to enable the on-chip
expanded 768 bytes of SRAM by setting the XRAME
bit to 1. By default, upon reset the XRAME bit is set to
0.
Note that when both RAMS1 and RAMS0 are set to 1,
the value of P2 defines the upper byte and Rn defines
the lower byte of the external address. In this case, the
device will access the off-chip memory in the external
memory space using the external memory control
signals. Off-chip peripherals can, therefore, be mapped
into the “P2value”00h to “P2value”FFh address range.
Bit 0 of the SYSCON register is the ALE output inhibit
bit. Setting this bit to 1 will inhibit the Fosc/6 clock
signal output to the ALE pin.
______________________________________________________________________________________________
www.ramtron.com page 10 of 49
VRS51L1050
Exiting Power Down
Power Control Register
The VRS51L1050 features two options for exiting
power down mode:
The VRS51L1050 provides two power saving modes,
idle and power down, which are controlled by the
PDOWN and IDLE bits of the PCON register at
address 87h.
•
•
Hardware Reset
Triggering External Interrupts INT0 or INT1
TABLE 15: POWER CONTROL REGISTER (PCON) - SFR 87H
For the VRS51L1050 to exit power down mode from
an external interrupt (INT0 or INT1), the PDWAKEUP
bit of the SYSCON register must be set to 1 and the
external interrupt must be activated and configured to
be edge or level sensitive.
7
6
5
4
3
2
1
0
SMOD
PDOWN
GF1
GF0
IDLE
Bit
Mnemonic Description
7
SMOD
1: Double the baud rate of the serial port
frequency that was generated by Timer 1.
0: Normal serial port baud rate generated by
Timer 1.
Since the oscillator is disabled in power down mode,
when an interrupt is received there will be a delay
before the system restarts. The length of the delay
before the device exits power down mode will be 65-
75K oscillator cycles, may vary from device to device
and depends on the crystal used (approximately 3.1ms
for a 22.1184MHz crystal and 6.2ms for a 11.0592MHz
crystal).
6
5
4
3
2
1
0
GF1
GF0
PDOWN
IDLE
General Purpose Flag
General Purpose Flag
Power down mode control bit
Idle mode control bit
When the VRS51L1050 exits power down mode as a
result of an external interrupt, the program counter will
jump to its associated interrupt service routine. Upon
completion of the interrupt service routine, the
processor will return to the main program and execute
the next instruction following the one that put the
device into power down mode. When the VRS51L1050
is in power down mode, its current consumption drops
below 20uA.
The SMOD bit of the PCON register controls the
oscillator divisor applied to Timer 1 when used as a
baud rate generator for the UART. Setting this bit to 1
doubles the UART’s baud rate generator frequency.
In idle mode, the processor is disabled and the
oscillator continues operating. The contents of the
SRAM, I/O state and SFR registers are maintained and
the timer and external interrupts remain operational.
The processor will be woken up when an external
event, triggering an interrupt, occurs.
In power down mode, the oscillator and peripherals are
disabled. The contents of the SRAM and the SFR
registers, however, are maintained.
______________________________________________________________________________________________
www.ramtron.com page 11 of 49
VRS51L1050
The transistor will be off (open-circuited) and current
will flow from the VCC to the pin, generating a logical
high at the output. Note that if an external device with a
logical low value is connected to the pin, current will
flow out of the pin.
Input/Output Ports
The VRS51L1050 has 36 bi-directional lines grouped
into four 8-bit I/O ports and one 4-bit I/O port. These
I/Os can be individually configured as inputs or
outputs. The VRS51L1050 I/O pins are not 5V tolerant.
The presence of the pull-up resistance, even when the
I/Os are configured as inputs, means that a small
current is likely to flow from the VRS51L1050 I/O’s
pull-up resistors to the driving circuit when the inputs
are driven low. For this reason, the VRS51L1050 I/O
ports P1, P2, P3 and P4 are called “quasi bi-
directional”.
Except for the P0 I/Os, which are of the open drain
type, each I/O consists of a transistor connected to
ground and a weak pull-up resistor (transistor-based).
Writing a 0 in a given I/O port bit register will activate
the transistor connected to Vss. This will bring the I/O
to a low level.
Structure of Port 0
Writing a 1 into a given I/O port bit register deactivates
the transistor between the pin and ground. In this case,
an internal weak pull-up resistor will bring the pin to a
high level (except for Port 0 which is open-drain).
The internal structure of P0 is shown in the next figure.
As opposed to the other ports, P0 is truly bi-directional.
In other words, when used as an input, it is considered
to be in a floating logical state (high impedance state).
This arises from the absence of the internal pull-up
resistance. The pull-up resistance is actually replaced
by a transistor that is only used when the port is
configured for accessing external memory/data bus
(EA=0).
To use a given I/O as an input, a 1 must be written into
its associated port register bit. By default, upon reset
all I/Os are configured as inputs. The VRS51L1050 I/O
ports are not designed to source current.
Structure of the P1, P2, P3 and P4 Ports
When used as an I/O port, P0 acts as an open-drain
port and the use of an external pull-up resistor will
likely be required for most applications.
The following figure provides the general structure of
the P1, P2 and P3 port I/Os. For these ports, the
output stage is composed of a transistor (X1) and a
transistor set configured as a weak pull-up. Note that
the figure below does not show the intermediary logic
that connects the register’s output and the output stage
because this logic varies with the auxiliary function of
each port.
FIGURE 8: PORT P0’S PARTICULAR STRUCTURE
Address A0/A7
Read Register
Control
Vcc
FIGURE 7: GENERAL STRUCTURE OF THE OUTPUT STAGE OF P1, P2, P3 AND P4
Read Register
Q
Internal Bus
IC Pin
D Flip-Flop
Vcc
X1
Write to
Register
Q
Pull-up
Network
Q
Internal Bus
Read Pin
IC Pin
D Flip-Flop
Write to
Register
X1
Q
When P0 is used as an external memory bus input (for
a MOVX instruction, for example), the outputs of the
register are automatically forced to 1.
Read Pin
The bit-addressable P0 register, located at address
80h, controls the P0 pin directions when used as an
I/O (see the following table).
Each I/O may be used independently as a logical
input or output. When used as an input, as mentioned
previously, the corresponding bit register must be high.
This corresponds to #Q=0 in the above figure.
______________________________________________________________________________________________
www.ramtron.com page 12 of 49
VRS51L1050
TABLE 16: PORT 0 REGISTER (P0) - SFR 80H
Port P0 and P2 as Address and Data Bus
7
6
5
4
3
2
1
0
P0.7
P0.6
P0.5
P0.4
P0.3
P0.2
P0.1
P0.0
The output stage may derive its data from two sources:
o
o
The outputs of register P0 or the bus address
itself multiplexed with the data bus for P0.
The outputs of the P2 register or the high byte
(A8 through A15) of the bus address for the P2
port.
Bit
7
6
5
4
3
2
1
0
Mnemonic Description
P0.7
P0.6
P0.5
P0.4
P0.3
P0.2
P0.1
P0.0
Each bit of the P0 register corresponds to
an I/O line:
0: Output transistor pulls the line to 0V
1: Output transistor is blocked so the pull-
up brings the I/O to 3.3V
FIGURE 9: P2 PORT STRUCTURE
Read Register
Port 2
Vcc
Address
Port P2 is similar to Port 1 and Port 3, the difference
being that P2 is used to drive the A8-A15 lines of the
address bus when the EA line of the VRS51L1050 is
held low at reset time, or when a MOVX instruction is
executed.
Pull-up
Network
Q
Q
Internal Bus
IC Pin
D Flip-Flop
Write to
Register
X1
Control
Like the P0, P1 and P3 registers, the P2 register is bit-
addressable.
Read Pin
TABLE 17: PORT 2 REGISTER (P2) - SFR A0H
When the ports are used as an address or data bus,
special function registers P0 and P2 are disconnected
from the output stage, the 8 bits of the P0 register are
forced to 1 and the contents of the P2 register remain
constant.
7
6
5
4
3
P2.3
2
P2.2
1
P2.1
0
P2.0
P2.7
P2.6
P2.5
P2.4
Bit
7
6
5
4
3
2
1
0
Mnemonic Description
P2.7
P2.6
P2.5
P2.4
P2.3
P2.2
P2.1
P2.0
Each bit of the P2 register corresponds to
an I/O line:
Port 1
0: Output transistor pulls the line to 0V
1: Output transistor is blocked so the pull-
up brings the I/O to 3.3V
The P1 register controls the direction of the Port 1 I/O
pins. Writing a 1 into the P1.x bit (see the following
table) of the P1 register configures the bit as an output,
presenting a logic 1 to the corresponding I/O pin, or
enables use of the I/O pin as an input. Writing a 0
activates the output “pull-down” transistor which will
force the corresponding I/O line to a logic low.
TABLE 18: PORT 1 REGISTER (P1) - SFR 90H
7
6
5
4
3
2
1
0
P1.7
P1.6
P1.5
P1.4
P1.3
P1.2
P1.1
P1.0
Bit
7
6
5
4
3
2
1
0
Mnemonic Description
P1.7
P1.6
P1.5
P1.4
P1.3
P1.2
P1.1
P1.0
Each bit of the P1 register corresponds to
an I/O line:
0: Output transistor pulls the line to 0V
1: Output transistor is blocked so the pull-
up brings the I/O to 3.3V
______________________________________________________________________________________________
www.ramtron.com page 13 of 49
VRS51L1050
The following table describes the auxiliary functions of
the Port 3 I/O pins.
Auxiliary Port 1 Functions
The Port 1 I/O pins are shared with the I²C-compatible
interface, the PWM outputs, Timer 2 EXT and T2
inputs, as shown below:
TABLE 20: P3 AUXILIARY FUNCTION TABLE
Pin
Mnemonic
Function
P3.0
RXD
Serial
Port:
Receive
data
in
asynchronous mode. Input and output
data in synchronous mode
Pin
P1.0 T2
P1.1 T2EX
Mnemonic
Function
Timer 2 counter input
Timer2 auxiliary input
P3.1
TXD
Serial
Port:
Transmit
data
in
asynchronous mode. Output clock value
in synchronous mode
External Interrupt 0
Timer 0 Control Input
External Interrupt 1
Timer 1 Control Input
Timer 0 Counter Input
Timer 1 Counter Input
Write signal for external memory
P1.2
PWM0 output
PWM1 output
PWM0
P1.3 PWM1
P1.4
P1.5
P3.2
P3.3
INT0
INT1
P1.6
I²C SCL
I²C SDA
SCL
P3.4
P3.5
P3.6
T0
T1
P1.7
SDA
WR
RD
Port 3
P3.7
Read signal for external memory
The structure of Port 3 is similar to that of Port 1.
Port 4
TABLE 19: PORT 3 REGISTER (P3) - SFR B0H
7
P3.7
6
P3.6
5
P3.5
4
P3.4
3
P3.3
2
P3.2
1
P3.1
0
P3.0
Port 4 has four related I/O pins and its port address is
located at 0D8H.
TABLE 21: PORT 4 (P4) - SFR D8H
Bit
7
6
5
4
3
2
1
0
Mnemonic Description
7
6
5
4
3
P4.3
2
P4.2
1
P4.1
0
P4.0
P3.7
P3.6
P3.5
P3.4
P3.3
P3.2
P3.1
P3.0
Each bit of the P3 register corresponds to
an I/O line:
Unused
Bit
Mnemonic Description
0: Output transistor pulls the line to 0V
1: Output transistor is blocked so the pull-
up brings the I/O to 3.3V
7
6
5
4
3
2
1
0
Unused
Unused
Unused
Unused
P4.3
P4.2
P4.1
P4.0
-
-
-
-
To configure P3 pins as inputs or use
alternate P3 functions, the corresponding
bit must be set to 1.
Used to output the setting to pins P4.3,
P4.2, P4.1, P4.0, respectively
Auxiliary P3 Port Functions
The Port 3 I/O pins are shared with the UART
interface, INT0 and INT1 interrupts, Timer 0 and Timer
1 inputs, and the #WR and #RD lines when external
memory accesses are performed.
Software Port Control
Some instructions allow the user to read the logic state
of the output pin, while others allow the user to read
the contents of the associated port register. These
instructions are called read-modify-write instructions, a
list of which may be found in the below table.
FIGURE 10: P3 PORT STRUCTURE
Auxiliary
Function: Output
Read Register
Upon execution of these instructions, the contents of
the port register (at least 1 bit) are modified. The other
read instructions take the present state of the input into
account. For example, the instruction ANL P3,#01h
obtains the value in the P3 register; performs the
desired logic operation with the constant 01h; and re-
copies the result into the P3 register. When users want
to take the present state of the inputs into account,
they must first read these states and perform an AND
operation between the read value and the constant.
Vcc
IC Pin
X1
Q
Internal Bus
D Flip-Flop
Write to
Register
Q
Read Pin
Auxiliary
Function: Input
MOV A, P3; State of the inputs in the accumulator
ANL A, #01; AND operation between P3 and 01h
______________________________________________________________________________________________
www.ramtron.com page 14 of 49
VRS51L1050
When the port is used as an output, the register
contains information on the state of the output pins.
Measuring the state of an output directly on the pin is
inaccurate because the electrical level depends mostly
on the type of charge that is applied to it. The functions
shown below use the value of the register rather than
that of the pin.
VRS51L1050 Timers
The VRS51L1050 includes three 16-bit timers: Timer
0, Timer 1 and Timer 2.
The timers can operate in two modes:
o
o
Event counting mode
Timer mode
TABLE 22: LIST OF INSTRUCTIONS THAT READ AND MODIFY THE PORT USING REGISTER
VALUES
When operating in event counting mode, the counter is
incremented each time an external event, such as a
transition in the logical state of the timer input (T0, T1,
T2 input), is detected. When operating in timer mode,
the counter is incremented by the microcontroller’s
system clock (Fosc/12) or by a divided version of it.
Instruction Function
ANL
ORL
XRL
JBC
CPL
INC
Logical AND ex: ANL P0, A
Logical OR ex: ORL P2, #01110000B
Exclusive OR ex: XRL P1, A
Jump if the bit of the port is set to 0
Complement one bit of the port
Increment the port register by 1
Decrement the port register by 1
Decrement by 1 and jump if the result is not
equal to 0
DEC
DJNZ
Timer 0 and Timer 1
Timers 0 and 1 have four modes of operation. These
modes allow the user to change the size of the
counting register or to enable an automatic reload
when encountering a specific count value. Timer 1 can
also be used as a baud rate generator to generate
communication frequencies for the serial interface.
MOV P.,C
CLR P.x
SETB P.x
Copy the held bit C to the port
Set the port bit to 0
Set the port bit to 1
Port Operation Timing
Writing to a Port (Output)
Timer 1 and 0 are configured by the TMOD and TCON
registers.
When an operation results in a modification of the
content in a port register, the new value is placed at
the output of the D flip-flop (see figure) during the last
machine cycle of the executed instruction.
TABLE 23: TIMER MODE CONTROL REGISTER (TMOD) – SFR 89H
7
6
C/T1
5
T1M1
4
T1M0
3
2
C/T0
1
T0M1
0
T0M0
GATE1
GATE0
Reading a Port (Input)
Bit
Mnemonic Description
7
GATE1
C/T1
1: Enables external gate control (pin INT1 for
Counter 1). When INT1 is high, and the TRx
bit is set (see TCON register), a counter is
incremented every falling edge on the T1IN
input pin.
Selects timer or counter operation (Timer 1).
1 = A counter operation is performed
0 = The corresponding register will function
as a timer.
In order to be sampled, the signal duration present on
the I/O inputs must be longer than Fosc/12.
I/O Ports Driving Capability
6
The maximum allowable continuous current that the
device can sink on an I/O port is described in the
following table:
Selects the operating mode of
Timer/Counter 1
5
4
3
T1M1
T1M0
GATE0
If set, enables external gate control (pin INT0
for Counter 0). When INT0 is high, and the
TRx bit is set (see TCON register), a counter
is incremented every falling edge on the T0IN
input pin.
Nominal Port 0 pin sink current
(0.4V out)
Nominal ports 1, 2, 3, 4 pin sink current
(0.4V out)
4 to 8 mA
3 to 6mA
Selects timer or counter operation (Timer 0).
1 = A counter operation is performed
0 = The corresponding register will function
as a timer.
Selects the operating mode of
Timer/Counter 0.
2
C/T0
Maximum sink current on a given I/O pin 10mA
Maximum total sink current for P0 26mA
Maximum total sink current for P1, 2, 3,4 15mA
Maximum total sink current on all I/O 71mA
1
0
T0M1
T0M0
It is not recommended to exceed the above values for
sink current as doing so may cause the low-level
output voltage to exceed the device’s specification and
affect device reliability. VRS51L1050 I/O ports are not
designed to source current.
The table below summarizes the four modes of
operation of timers 0 and 1. The timer operating mode
______________________________________________________________________________________________
www.ramtron.com page 15 of 49
VRS51L1050
TABLE 25: TIMER 0 AND 1 CONTROL REGISTER (TCON) –SFR 88H
is selected by bits T1M1/T1M0 and T0M1/T0M0 of the
TMOD register.
7
6
TR1
5
TF0
4
TR0
3
IE1
2
IT1
1
IE0
0
IT0
TF1
TABLE 24: TIMER/COUNTER MODE DESCRIPTION SUMMARY
Bit
7
Mnemonic Description
M1 M0 Mode Function
TF1
Timer 1 Overflow Flag. Set by hardware on
Timer/Counter overflow. Cleared by
hardware on Timer/Counter overflow.
Cleared by hardware when processor
vectors to interrupt routine.
0
0
1
0
1
0
Mode 0
Mode 1
Mode 2
13-bit Counter
16-bit Counter
8-bit auto-reload Counter/Timer. The reload
value is kept in TH0 or TH1, while TL0 or TL1
is incremented every machine cycle. When TLx
overflows, the value of THx is copied to TLx.
If Timer 1 M1 and M0 bits are set to 1, Timer 1
stops.
6
TR1
TF0
Timer 1 Run Control Bit. Set/cleared by
software to turn Timer/Counter on or off.
Timer 0 Overflow Flag. Set by hardware on
Timer/Counter overflow. Cleared by
hardware when processor vectors to
interrupt routine.
1
1
Mode 3
5
Timer 0, Timer 1 Counter / Timer Functions
Timer 0 Run Control Bit. Set/cleared by
software to turn Timer/Counter on or off.
Interrupt Edge Flag. Set by hardware when
external interrupt edge is detected. Cleared
when interrupt processed.
Interrupt 1 Type Control Bit. Set/cleared by
software to specify falling edge/low level
triggered external interrupts.
Interrupt 0 Edge Flag. Set by hardware
when external interrupt edge is detected.
Cleared when interrupt processed.
Interrupt 0 Type control bit. Set/cleared by
software to specify falling edge/low level
triggered external interrupts.
4
3
TR0
IE1
Timing Function
When Timer 1 or Timer 0 is configured to operate as a
timer, its value is automatically incremented at every
machine cycle. Once the timer value rolls over, a flag
is set and the counter is set to zero. The overflow flags
(TF0 and TF1) are located in the TCON register.
2
1
0
IT1
IE0
IT0
The TR0 and TR1 bits of the TCON register gate the
corresponding timer operation. In order for the timer to
run, the corresponding TRx bit must be set to 1. The
IT0 and IT1 bits of the TCON register control the event
that will trigger the external interrupt as follows:
Counting Function
IT0 = 0: INT0, if enabled, occurs if a low level is
present on P3.2
When operating as a counter, the timer’s register is
incremented at every falling edge of the T0 and T1
signals located at the input of the timer.
IT0 = 1: INT0, if enabled, occurs if a high to low
transition is detected on P3.2
When the sampling circuit sees a high immediately
followed by a low in the next machine cycle, the
counter is incremented. Two machine cycles are
required to detect and record an event. To be properly
sampled, the duration of the event presented to the
timer input should be greater than 1/24 of the oscillator
frequency.
IT1 = 0: INT1, if enabled, occurs if a low level is
present on P3.3
IT1 = 1: INT1, if enabled, occurs if a high to low
transition is detected on P3.3
The IE0 and IE1 bits of the TCON register are external
flags that indicate that a transition has been detected
on the INT0 and INT1 interrupt pins, respectively.
Timer 0 / Timer 1 Operating Modes
The user may change the operating mode by setting
the M1 and M0 bits of the TMOD SFR.
If the external interrupt is configured as edge sensitive,
the corresponding IE0 and IE1 flag is automatically
cleared when the corresponding interrupt is serviced.
Mode 0
If the external interrupt is configured as level sensitive,
the corresponding flag must be cleared by the
software.
A schematic representation of this mode of operation is
presented in the following figure. In Mode 0, the timer
operates as 13-bit counter made up of 5 LSBs from the
TLx register and 8 upper bits from the THx register.
When an overflow causes the value of the register to
roll over to 0, the TFx interrupt signal goes to 1. The
count value is validated as soon as TRx goes to 1 and
the gate bit is 0, or when INTx is 1.
______________________________________________________________________________________________
www.ramtron.com page 16 of 49
VRS51L1050
FIGURE 11: TIMER/COUNTER 1 MODE 0: 13-BIT COUNTER
Mode 3
In Mode 3, Timer 1 is blocked as if its control bit (TR1)
was set to 0. In this mode, Timer 0’s registers (TL0 and
TH0) are configured as two separate 8-bit counters.
The TL0 counter uses Timer 0’s control bits (C/T,
GATE, TR0, INT0, TF0) and the TH0 counter is held in
timer mode (counting machine cycles) and gains
control over TR1 and TF1 from Timer 1. At this point,
TH0 controls the Timer 1 interrupt.
÷12
Fosc
TL1 / TL0
0
1
C/T1 / C/T0 =0
C/T1 / CT0 =1
0
4
7
CLK
Mode 0
Mode 1
Control
T1/T0 pin
TR1/TR0
TH1 / TH0
GATE1 /
GATE0
0
7
INT1 /
INT0 pin
FIGURE 13: TIMER/COUNTER 0 MODE 3
TF1 /
TF0
INT
TH0
0
7
CLK
Mode 1
Control
TF1
INTERRUPT
TR1
Mode 1 is almost identical to Mode 0, with the
difference being that in Mode 1, the counter/timer uses
the timer’s entire 16 bits.
Fosc
÷12
TL0
0
1
C/T =0
C/T =1
0
7
CLK
Control
T0PIN
Mode 2
TF0
INTERRUPT
In this mode, the timer register is configured as an 8-bit
auto-re-loadable counter/timer and TLx is used as a
counter. In the event of a counter overflow, the TFx
flag is set to 1 and the value contained in THx, which is
preset by software, is reloaded into the TLx counter.
The value of THx remains unchanged.
TR0
GATE
INT0 PIN
FIGURE 12: TIMER/COUNTER 1 MODE 2: 8-BIT AUTOMATIC RELOAD
Fosc
÷12
C/T1 / C/T0 = 1
C/T1 / C/T0 = 1
TL1 / TL0
0
1
0
7
Control
T1 / T0 Pin
Reload
0
7
TH1 / TH0
TF1 / TF0
TR1 / TR0
GATE1 / GATE0
INT
INT1 / INT0 pin
______________________________________________________________________________________________
www.ramtron.com page 17 of 49
VRS51L1050
The Timer 2 mode selection bits and their function are
described in the following table.
Timer 2
Timer 2 of the VRS51L1050 is a 16-bit timer/counter
and is similar to timers 0 and 1 in that it operates as
either an event counter or a timer. This is controlled by
the C/T2 bit in the T2CON special function register.
Timer 2 has three operating modes - auto-load, capture
and baud rate generator. These modes are selected
via the T2CON SFR. The following table describes
T2CON special function register bits:
TABLE 27: TIMER 2 MODE SELECTION BITS
CP/RL2
0
RCLK + TCLK
0
TR2 MODE
16-bit Auto-
1
1
Reload Mode
16-bit Capture
Mode
0
1
Baud Rate
Generator Mode
Timer 2 Stops
1
X
X
1
0
TABLE 26: TIMER 2 CONTROL REGISTER (T2CON) –SFR C8H
X
7
TF2
6
EXF2
5
4
3
2
TR2
1
C/T2
0
RCLK
TCLK
EXEN2
CP/RL2
The modes are discussed in the following sections.
Bit
Mnemonic Description
Timer 2 Overflow Flag: Set by an overflow
of Timer 2 and must be cleared by
software. TF2 will not be set when either
RCLK =1 or TCLK =1.
Timer 2 external flag change in state occurs
when either a capture or reload is caused
by a negative transition on T2EX and
EXEN2=1. When Timer 2 is enabled,
EXF=1 will cause the CPU to vector to the
Timer 2 interrupt routine. Note that EXF2
must be cleared by software.
Serial Port Receive Clock Source.
1: Causes Serial Port to use Timer 2
overflow pulses for its receive clock in
modes 1 and 3.
0: Causes Timer 1 overflow to be used for
the serial port receive clock.
7
TF2
Timer 2 Capture Mode
In Capture Mode, the EXEN2 bit of the T2CON register
controls whether an external transition on the T2EX pin
will trigger a capture of the timer value.
6
EXF2
When EXEN2 = 0, Timer 2 acts as a 16-bit timer or
counter, which, upon overflowing, will set the TF2 bit
(Timer 2 overflow bit). This overflow can be used to
generate an interrupt.
5
4
3
RCLK
TCLK
FIGURE 14: TIMER 2 IN CAPTURE MODE
FOSC
÷12
Serial Port Transmit Clock.
0
1
TIMER
TL2
TH2
0
0
7
7
0
0
7
7
1: Causes serial port to use Timer 2
overflow pulses for its transmit clock in
modes 1 and 3.
0: Causes Timer 1 overflow to be used for
the serial port transmit clock.
Timer 2 External Mode Enable.
1: Allows a capture or reload to occur as a
result of a negative transition on T2EX if
Timer 2 is not being used to clock the serial
port.
C/T2
COUNTER
T2 pin
RCAP2L
RCAP2H
TR2
EXEN2
TF2
T2EX pin
EXF2
EXEN2
0: Causes Timer 2 to ignore events at
T2EX.
Timer 2
Interrupt
Start/Stop Control for Timer 2.
1: Start Timer 2
0: Stop Timer 2
Timer or Counter Select (Timer 2)
1: External event counter falling edge
triggered.
0: Internal Timer (OSC/12)
Capture/Reload Select.
1: Capture of Timer 2 value into RCAP2H.
RCAP2L is performed if EXEN2=1 and a
negative transitions occurs on the T2EX
pin. The capture mode requires RCLK and
TCLK to be 0.
2
1
TR2
When EXEN2 = 1, the above still applies. However, it
is also possible to allow a 1 to 0 transition at the T2EX
input to cause the current value stored in the Timer 2
registers (TL2 and TH2) to be captured in the RCAP2L
and RCAP2H registers. Furthermore, the transition at
T2EX causes bit EXF2 in T2CON to be set, and EXF2,
like TF2, can generate an interrupt. Note that both
EXF2 and TF2 share the same interrupt vector.
C/T2
0
CP/RL2
Timer 2 Auto-Reload Mode
0: Auto-reloads will occur either with Timer
2 overflows or negative transitions at T2EX
when EXEN2=1. When either RCK =1 or
TCLK =1, this bit is ignored and the timer is
forced to auto-reload on Timer 2 overflow.
Additionally in this mode, there are two options
controlled by the EXEN2 bit in the T2CON register.
If EXEN2 = 0, when Timer 2 rolls over, it not only sets
TF2, but also causes the Timer 2 registers to be
______________________________________________________________________________________________
www.ramtron.com page 18 of 49
VRS51L1050
reloaded with the 16-bit value in the RCAP2L and
RCAP2H registers previously initialized. In this mode,
Timer 2 can be used as a baud rate generator source
for the serial port.
Special Features of Timer 2
Timer 2 on the VRS51L1050 incorporates unique
features uncommon to standard 8051s. These include:
•
•
Timer 2 Output
Optional Down Counting
If EXEN2=1, Timer 2 still performs the above
operation, however, additionally, a 1 to 0 transition at
the external T2EX input will trigger an anticipated
reload of Timer 2 with the value stored in RCAP2L,
RCAP2H and set EXF2.
These special features can be activated through the
T2MOD register located at SFR address C9h.
TABLE 28: TIMER 2 SPECIAL MODE REGISTER (T2MOD) –SFR C9H
FIGURE 15: TIMER 2 IN AUTO-RELOAD MODE
7
6
5
4
3
2
1
0
T2OE
CDOWN
FOSC
÷12
Bit
7:2
1
Mnemonic Description
-
0
1
TIMER
TL2
TH2
0
0
7
7
0
0
7
7
C/T2
Timer 2 Output Enable
0: Timer 2 Output Disabled
1: Timer 2 output Disabled
T2OE
COUNTER
0
1
T2 pin
RCAP2L
RCAP2H
TR2
Timer 2 Down Count Enable
0: Timer 2 Counts Up
T2OE
0
CDOWN
TF2
1: Timer 2 Counts Down
T2EX pin
EXF2
EXEN2
The T2OE bit, when set to 1, will configure the T2
(P1.0) Pin as a Timer 2 output. If the T2OE bit is
cleared, the T2 Pin acts as a Timer 2 event counter
input if the C/T2 bit of T2CON is set to 1.
Timer 2
Interrupt
Timer 2 Baud Rate Generator Mode
Timer 2 can be used for UART baud rate generation.
This mode is activated when RCLK is set to 1 and/or
TCLK is set to 1. This mode is described further in the
serial port section.
When T2OE is set to 1 the T2 Pin will toggle each time
Timer 2 overflows.
The Timer 2 output function is incompatible with the
Timer 2 event counter mode. When Timer 2 is
configured as an event counter (C/T2 = 0), the T2OE
must be cleared.
FIGURE 16: TIMER 2 IN AUTOMATIC BAUD GENERATOR MODE
FOSC
÷2
The CDOWN bit, when set to 1, will cause Timer 2 to
count down from FFFF to 0000h. However, if Timer 2 is
configured in auto-reload mode, it will count from FFFF
down to the reload value stored in the RCAP2H,
RCAP2L registers.
0
1
TIMER
TL2
TH2
0
0
7
0
0
7
7
C/T2
COUNTER
0
1
7
RCAP2L
RCAP2H
TR2
T2 pin
1
0
TX Clock
RX Clock
When the CDOWN bit is cleared, Timer 2 counts from
the reload value up to FFFFh.
÷16
÷16
TCLK
1
0
T2OE
0
1
Timer 1 Overflow
÷2
RCLK
SMOD
Timer 2
Interrupt
Request
T2EX pin
EXF2
EXEN2
______________________________________________________________________________________________
www.ramtron.com page 19 of 49
VRS51L1050
UART Serial Port
TABLE 29: SERIAL PORT CONTROL REGISTER (SCON) – SFR 98H
7
SM0
6
SM1
5
SM2
4
REN
3
TB8
2
RB8
1
TI
0
RI
The VRS51L1050’s serial port operates in full duplex
mode (transmits and receives data simultaneously).
This occurs at the same speed if one timer is assigned
as the clock source for both transmission and
reception, and at different speeds if transmission and
reception are each controlled by their own timer.
Bit
Mnemonic Description
7
6
5
SM0
SM1
SM2
Bit to select mode of operation (see
following table)
Bit to select mode of operation (see
following table)
Multiprocessor communication is possible
in modes 2 and 3.
In modes 2 or 3, if SM2 is set to 1, RI will
not be activated if the received 9th data bit
(RB8) is 0.
In Mode 1, if SM2 = 1, RI will not be
activated if a valid stop bit was not
received.
Serial Reception Enable Bit
This bit must be set by software and
cleared by software.
1: Serial Reception Enabled
0: Serial Reception Disabled
9th data bit transmitted in modes 2 and 3.
This bit must be set and cleared by
software.
9th data bit received in modes 2 and 3.
In Mode 1, if SM2 = 0, RB8 is the stop bit
that was received.
The VRS51L1050 serial port includes a double buffer
for the receiver, which allows reception of a byte even
if the processor has not retrieved the previously
received byte from the receive register. However, if the
first byte still has not been read by the time reception
of the second byte is complete, the byte present in the
receive buffer will be lost.
4
REN
The SBUF register provides access to the transmit and
receive registers of the serial port. Reading from the
SBUF register will access the receive register, while a
write to the SBUF loads the transmit register.
3
2
TB8
RB8
Serial Port Control Register
The SCON (serial port control) register contains control
and status information, and includes the 9th data bit for
transmit/receive (TB8/RB8 if required), mode selection
bits and serial port interrupt bits (TI and RI).
In Mode 0, this bit is not used.
This bit must be cleared by software.
Transmission Interrupt Flag.
1
0
TI
Automatically set to 1 when:
• The 8th bit has been sent in Mode 0.
• The stop bit has been sent in the other
modes.
This bit must be cleared by software.
Reception Interrupt Flag
RI
Automatically set to 1 when:
• The 8th bit has been received in Mode 0.
• The stop bit has been sent in the other
modes (see SM2 exception).
This bit must be cleared by software.
TABLE 30: SERIAL PORT MODES OF OPERATION
SM0
0
0
SM1
0
1
Mode
Description
Baud Rate
Fosc/12
Variable
Fosc/64 or
Fosc/32
0
1
2
Shift Register
8-bit UART
9-bit UART
1
0
1
1
3
9-bit UART
Variable
UART Operating Modes
The VRS51L1050’s serial port operates in four
different modes. In all four modes, a transmission is
initiated by an instruction that uses the SBUF register
as a destination register. In Mode 0, reception is
initiated by setting RI to 0 and REN to 1. An incoming
start bit initiates reception in the other modes, provided
that REN is set to 1. The following sections describe
these four modes.
______________________________________________________________________________________________
www.ramtron.com page 20 of 49
VRS51L1050
zeros. Once these conditions are met, the deactivation
of SEND and the setting of T1 occur at T1 of the 10th
machine cycle after the “write to SBUF” pulse.
UART Operation in Mode 0
In this mode, serial data enters and exits through the
RXD pin. TXD is used to output the shift clock. The
signal is composed of eight data bits starting with the
LSB. The baud rate in this mode is 1/12 the oscillator
frequency.
UART Reception in Mode 0
When REN and R1 are set to 1 and 0, respectively,
reception is initiated. Bits 11111110 are written to the
receive shift register at the end of the next machine
cycle by the RX control unit. In the following phase, the
RX control unit will activate RECEIVE.
FIGURE 17: SERIAL PORT MODE 0 BLOCK DIAGRAM
Internal Bus
1
Write to
SBUF
The contents of the receive shift register are shifted
one position to the left at the end of every machine
cycle during which RECEIVE is active. The value that
comes in from the right is the value that was sampled
at the P3.0 pin.
Q
S
D
SBUF
RXD P3.0
Shift
CLK
ZERO DETECTOR
Shift
Clock
TXD P3.1
Shift
Start
TX Control Unit
TX Clock
Send
Fosc/12
TI
1’s are shifted out to the left as data bits are shifted in
from the right. The RX control block is flagged to do
one last shift and load SBUF when the 0 that was
initially loaded into the rightmost position arrives at the
leftmost position in the shift register.
Serial Port
Interrupt
RI
RX Clock
Receive
RX Control Unit
RI
REN
Start Shift
1
1
1
1
1
1
1
0
RXD P3.0
Input Function
RXD P3.0
Shift Register
READ SBUF
SBUF
Internal Bus
UART Transmission in Mode 0
Any instruction that uses SBUF as a destination
register may initiate a transmission. The “write to
SBUF” signal also loads a 1 into the 9th position of the
transmit shift register and informs the TX control block
to begin a transmission. The internal timing is such that
one full machine cycle will elapse between a write to
SBUF instruction and the activation of SEND.
The SEND signal enables the output of the shift
register to the alternate output function line of P3.0 and
enables SHIFT CLOCK to the alternate output function
line of P3.1.
At every machine cycle in which SEND is active, the
contents of the transmit shift register is shifted to the
right by one position.
Zeros come in from the left as data bits shift out to the
right. The TX control block sends its final shift and
deactivates SEND while setting T1 after one condition
is fulfilled. When the MSB of the data byte is at the
output position of the shift register; the 1 that was
initially loaded into the 9th position is just to the left of
the MSB; and all positions to the left of that contain
______________________________________________________________________________________________
www.ramtron.com page 21 of 49
VRS51L1050
UART Operation in Mode 1
UART Transmission in Mode 1
In Mode 1, 10 bits are transmitted (through TXD) or
received (through RXD). The transactions are
composed of: a start bit (low); 8 data bits (LSB first)
and one stop bit (high). The reception is completed
once the stop bit sets the RB8 flag in the SCON
register. Either Timer 1 or Timer 2 controls the baud
rate in this mode.
Transmission in this mode is initiated by any
instruction that makes use of SBUF as a destination
register. The 9th bit position of the transmit shift register
is loaded by the “write to SBUF” signal. This event also
flags/informs the TX control unit that a transmission
has been requested.
After the next rollover in the divide-by-16 counter,
transmission actually begins. The bit times are
synchronized to the divide-by-16 counter and not to the
“write to SBUF” signal.
The following diagram shows the serial port structure
when configured in Mode 1.
FIGURE 18: SERIAL PORT MODE 1 AND 3 BLOCK DIAGRAM
Internal Bus
When a transmission begins, it places the start bit at
TXD. Data transmission is activated one bit time later.
This activation enables the output bit of the transmit
shift register to TXD. One bit time after that, the first
shift pulse occurs.
1
Write to
SBUF
Timer 1
Overflow
Q
S
D
SBUF
TXD
CLK
In this mode, zeros are clocked in from the left as data
bits are shifted out to the right. When the most
significant bit of the data byte is at the output position
of the shift register, the 1 that was initially loaded into
the 9th position is to the immediate left of the MSB, and
all positions to the left of that contain zeros. This
condition flags the TX control unit to shift one more
time.
Timer 2
Overflow
ZERO DETECTOR
÷2
0
1
Shift
Start
Data
SMOD
0
0
1
TX Control Unit
TCLK
TX Clock
÷16
Send
÷16
TI
1
RCLK
Serial Port
Interrupt
RI
RX Clock
Load
SBUF
RX Control Unit
1-0 Transition
Detector
Start
SHIFT
UART Reception in Mode 1
Bit
Detector
9-Bit Shift Register
Shift
RXD
A 1 to 0 transition at pin RXD will initiate reception. For
this reason, RXD is sampled at a rate of 16 multiplied
by the established baud rate. When a transition is
detected, 1FFh is written into the input shift register
and the divide-by-16 counter is immediately reset (this
is done to align its rollovers with the boundaries of the
incoming bit times).
LOAD SBUF
SBUF
READ SBUF
Internal Bus
In total, there are 16 states in the counter. During the
7th, 8th and 9th counter states of each bit time; the bit
detector samples the value of RXD. The accepted
value is the value that was seen in at least two of the
three samples. This is done for noise rejection.
If the value accepted during the first bit time is not
zero, the receive circuits are reset and the unit returns
to searching for another 1 to 0 transition. All false start
bits are rejected by doing this. If the start bit is valid, it
is shifted into the input shift register, and the reception
of the rest of the frame will proceed.
For a receive operation, the data bits come in from the
right as 1’s shift out on the left. As soon as the start bit
arrives at the leftmost position in the shift register, (9-
bit register), it causes the UART’s receive controller
block to perform one last shift operation: to set RI and
load SBUF and RB8. The signal to load SBUF and
______________________________________________________________________________________________
www.ramtron.com page 22 of 49
VRS51L1050
RB8, and to set RI, will be generated if, and only if, the
following conditions are met at the time the final shift
pulse is generated:
UART Operation in Mode 3
In Mode 3, 11 bits are transmitted (through TXD) or
received (through RXD). The transactions are
composed of: a start bit (low), 8 data bits (LSB first), a
programmable 9th data bit and one stop bit (high).
o
o
Either SM2 = 0 or the received stop bit = 1
RI = 0
If both conditions are met, the stop bit enters RB8, the
8 data bits go into SBUF and RI is activated. If one of
these conditions is not met, the received frame is
completely lost. At this time, whether the above
conditions are met or not, the unit returns to searching
for a 1 to 0 transition in RXD.
Mode 3 is identical to Mode 2 in all respects but one:
the baud rate. Either Timer 1 or Timer 2 generates the
baud rate in Mode 3.
FIGURE 20: SERIAL PORT MODE 3 BLOCK DIAGRAM
Internal Bus
1
Write to
SBUF
UART Operation in Mode 2
Timer 1
Overflow
In Mode 2 a total of 11 bits are transmitted (through
TXD) or received (through RXD). The transactions are
composed of: a start bit (low), 8 data bits (LSB first), a
programmable 9th data bit and one stop bit (high).
For transmission, the 9th data bit comes from the TB8
bit of SCON. For example, the parity bit P in the PSW
could be moved into TB8. For reception, the 9th data bit
is automatically written into RB8 of the SCON register.
Q
S
D
SBUF
TXD
CLK
Timer 2
Overflow
ZERO DETECTOR
÷2
0
1
Shift
Start
Data
SMOD
0
0
1
TX Control Unit
TCLK
TX Clock
÷16
Send
÷16
TI
1
RCLK
Serial Port
Interrupt
RI
SAMPLE
RX Clock
Start
Load
SBUF
RX Control Unit
1-0 Transition
Detector
In Mode 2, the baud rate is programmable to either
1/32 or 1/64 the oscillator frequency.
SHIFT
Bit
Detector
9-Bit Shift Register
Shift
RXD
FIGURE 19: SERIAL PORT MODE 2 BLOCK DIAGRAM
LOAD SBUF
Internal Bus
1
Write to
SBUF
SBUF
READ SBUF
Internal Bus
Q
S
D
SBUF
Fosc/2
÷2
TXD
CLK
ZERO DETECTOR
0
1
Shift
Data
Stop
Start
SMOD
TX Control Unit
TX Clock
Send
÷16
TI
÷16
Serial Port
Interrupt
Sample
RI
RX Clock
Control
Load
SBUF
RX Control Unit
1-0 Transition
Detector
Start
SHIFT
Bit
Detector
9-Bit Shift Register
Shift
RXD
LOAD SBUF
SBUF
READ SBUF
Internal Bus
______________________________________________________________________________________________
www.ramtron.com page 23 of 49
VRS51L1050
UART Reception in Mode 2 and Mode 3
UART in Mode 2 and 3: Additional Information
One to 0 transitions on the RXD pin initiate reception.
For this reason, RXD is sampled at a rate of 16
multiplied by the established baud rate. When a
transition is detected, the 1FFh is written into the input
shift register and the divide-by-16 counter is
immediately reset.
As mentioned previously, for an operation in modes 2
and 3, 11 bits are transmitted (through TXD) or
received (through RXD). The signal comprises: a
logical low start bit, 8 data bits (LSB first), a
programmable 9th data bit, and one logical high stop
bit.
During the 7th, 8th and 9th counter states of each bit
time, the bit detector samples the value of RXD. The
accepted value is the value that was seen in at least
two of the three samples. If the value accepted during
the first bit time is not zero, the receive circuits are
reset and the unit goes back to searching for another 1
to 0 transition. If the start bit is valid, it is shifted into
the input shift register, and the reception of the rest of
the frame will proceed.
On transmit, (TB8 in SCON) can be assigned the value
of 0 or 1. On receive, the 9th data bit enters RB8 in
SCON. The baud rate is programmable to either 1/32
or 1/64 the oscillator frequency in Mode 2. Mode 3 may
have a variable baud rate generated from either Timer
1 or Timer 2 depending on the states of TCLK and
RCLK.
UART Transmission in Mode 2 and Mode 3
For a receive operation, the data bits come in from the
right as 1’s shift out on the left. As soon as the start bit
arrives at the leftmost position in the shift register (9-bit
register), it instructs the RX control block to do one
more shift, to set RI and to load SBUF and RB8. The
signal to set RI and to load SBUF and RB8 will be
generated if, and only if, the following conditions are
satisfied at the instance when the final shift pulse is
generated:
The transmission is initiated by any instruction that
makes use of SBUF as the destination register. The 9th
bit position of the transmit shift register is loaded by the
“write to SBUF” signal. This event also informs the
UART transmission control unit that a transmission has
been requested. After the next rollover in the divide-by-
16 counter, a transmission actually starts at the
beginning of the machine cycle. It follows that the bit
times are synchronized to the divide-by-16 counter and
not to the “write to SBUF” signal, as in the previous
mode.
o
o
Either SM2 = 0 or the received 9th bit = 1
RI = 0
If both conditions are met, the 9th data bit received
enters RB8, and the first 8 data bits enter SBUF. If one
of these conditions is not met, the received frame is
completely lost. One bit time later, whether the above
conditions are met or not, the unit returns to searching
for a 1 to 0 transition at the RXD input.
Transmissions begin when the SEND signal is
activated, which places the start bit on the TXD pin.
Data is activated one bit time later. This activation
enables the output bit of the transmit shift register to
the TXD pin. The first shift pulse occurs one bit time
after that.
The first shift clocks a stop bit (1) into the 9th bit
position of the shift register on TXD. Thereafter, only
zeros are clocked in. Thus, as data bits shift out to the
right, zeros are clocked in from the left. When TB8 is at
the output position of the shift register, the stop bit is
just to the left of TB8, and all positions to the left of that
contain zeros. This condition signals to the TX control
unit to shift one more time and set TI, while
deactivating SEND. This occurs at the 11th divide-by-
16 rollover after “write to SBUF”.
Please note that the value of the received stop bit is
unrelated to SBUF, RB8 or RI.
______________________________________________________________________________________________
www.ramtron.com page 24 of 49
VRS51L1050
Generating UART Baud Rates with Timer 2
UART Baud Rates
Timer 2 is often preferred to generate the baud rate, as
it can be easily configured to operate as a 16-bit timer
with auto-reload. This allows for better resolution
compared to using Timer 1 in 8-bit auto-reload mode.
In Mode 0, the baud rate is fixed and can be
represented by the following formula:
Mode 0 Baud Rate = Oscillator Frequency
12
The baud rate using Timer 2 is defined as:
In Mode 2, the baud rate depends on the value of the
SMOD bit in the PCON SFR. The formula below
demonstrates that if SMOD = 0 (which is the value on
reset), the baud rate is 1/32 the oscillator frequency.
Mode 1,3 Baud Rate = Timer 2 Overflow Rate
16
The timer can be configured as either a timer or a
counter in any of its three running modes. In typical
applications, it is configured as a timer (C/T2 is set to
0).
Mode 2 Baud Rate = 2SMOD x (Oscillator Frequency)
64
To operate Timer 2 as a baud rate generator, the
TCLK and RCLK bits of the T2CON register must be
set to 1. Baud rate generator mode is similar to auto-
reload mode in that an overflow in TH2 causes the
Timer 2 registers to be reloaded with the 16-bit value
in registers RCAP2H and RCAP2L, which are preset
by the software. However, when Timer 2 is configured
as a baud rate generator, its clock source is Osc/2.
The Timer 1 and/or Timer 2 overflow rate determines
the baud rates in modes 1 and 3.
Generating UART Baud Rate with Timer 1
When Timer 1 functions as a baud rate generator, the
baud rate in modes 1 and 3 are determined by the
Timer 1 overflow rate.
The following formula can be used to calculate the
baud rate in modes 1 and 3 using Timer 2:
Modes 1, 3 Baud Rate = 2SMODx Timer 1 Overflow Rate
32
Modes 1, 3 Baud Rate =
Oscillator Frequency
32x[65536 – (RCAP2H, RCAP2L)]
Timer 1 must be configured as an 8-bit timer (TL1) with
auto-reload with an TH1 value when an overflow
occurs (Mode 2). In this application, the Timer 1
interrupt should be disabled.
The formula below is used to define the reload value to
put into the RCAP2h, RCAP2L registers to achieve a
given baud rate.
The following formulas can be used to calculate the
baud rate and the reload value to be written into the
TH1 register.
(RCAP2H, RCAP2L) =
65536 - Fosc
32x[Baud Rate]
Modes 1, 3 Baud Rate =
2SMOD x Fosc
32 x 12(256 – TH1)
In the above formula, RCAP2H and RCAP2L are the
content of RCAP2H and RCAP2L, taken as a 16-bit
unsigned integer.
The value to be written into the TH1 register is defined
by the following formula:
Note that a rollover in TH2 does not set TF2, and will
not generate an interrupt. Because of this, Timer 2
interrupt does not have to be disabled when Timer 2 is
configured in baud rate generator mode.
TH1 =
256 - 2SMODx Fosc
32 x 12x (Baud Rate)
Furthermore, when Timer 2 is configured as a UART
baud rate generator and running (TR2 is set to 1), the
user should not try to perform read or write operations
to the TH2 or TL2 and RCAP2H, RCAP2L registers.
______________________________________________________________________________________________
www.ramtron.com page 25 of 49
VRS51L1050
Timer 1 Reload Value in Modes 1 and 3 for UART Baud Rate
The following table provides examples of the Timer 1, 8-bit reload value when it is used as a UART baud rate
generator and the SMOD bit of the PCON register is set to 1.
22.184MHz
16.000MHz
14.745MHz
12.000MHz
11.059MHz
8.000MHz
3.57MHz
115200bps
57600bps
38400bps
31250bps
19200bps
9600bps
2400bps
1200bps
300bps
FFh
Feh
FDh
-
FAh
F4h
D0h
A0h
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
FFh
-
-
FDh
FAh
E8h
D0h
40h
FEh
-
FEh
-
-
E6h
CCh
30h
FCh
F8h
E0h
C0h
00h
DDh
BBh
-
DDh
75h
C2h
Timer 2 Reload Value in Modes 1 and 3 for UART Baud Rate
The following are examples of [RCAP2H, RCAP2L] reload values for Timer 2 when it is used as baud rate generator
for the VRS51L1050 UART.
22.184MHz
FFFDh
FFFAh
FFF4h
FFEEh
FFEAh
FFDCh
FFB8h
FEE0h
FDC0h
F700h
16.000MHz
-
14.745MHz
FFFEh
FFFCh
FFF8h
FFF4h
FFF1h
FFE8h
FFD0h
FF40h
FE80h
FA00h
12.000MHz
11.059MHz
-
8.000MHz
3.57MHz
230400bps
115200bps
57600bps
38400bps
31250bps
19200bps
9600bps
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
FFFDh
FFFAh
FFF7h
FFF5h
FFEEh
FFDCh
FF70h
FEE0h
FB80h
FFF3h
FFF0h
FFE6h
FFCCh
FF30h
FE5Fh
F97Dh
FFF4h
-
FFD9h
FF64h
FEC7h
FB1Eh
FFF8h
FFF3h
FFE6h
FF98h
FF30h
FCBEh
-
2400bps
1200bps
300bps
FFD1h
FFA3h
FE8Bh
UART Initialization in Mode 3 Using Timer 1
UART Initialization in Mode 3, Using Timer 2
;*** INTIALIZE THE UART @ 9600BPS, Fosc=11.0592MHz
;*** INTIALIZE THE UART @57600BPS, Fosc=11.0592MHz
INISER0T1I: MOV A,T2CON
ANL A,#11001111B
MOV T2CON,A
;RETRIEVE CURRENT VALUE OF T2CON
;RCLK & TCLK BIT = 0 -> TO USE TIMER1
;BAUD RATE GENERATOR SOURCE FOR UART
;SET THE SMOD BIT TO 1
;CONFIG TIMER1 AT 8BIT WITH AUTO-RELOAD
;CALCULATE THE TIMER 1 RELOAD VALUE
;TH1 = [(2^SMOD) * Fosc] / (32 * 12 * Fcomm)
;TH1 FOR 9600BPS @ 11.059MHz = FAh
;CONFIG SCON_0 MODE_1
INISER0T2I: MOV SCON,#05Ah
;CONFIG SCON_0 MODE_1,
;CALCULATE RELOAD VALUE WITH T2
;RCAP2H,RCAP2L = 65536 - [ Fosc / (32*Fcomm)]
MOV PCON,#80H
MOV TL1,#0FAH
MOV TH1,#0FAH
MOV RCAP2H,#0FFh ;RELOAD VALUE 57600bps, 11.059MHz =FFFAh
MOV RCAP2L,#0DCh
;
MOV T2CON,#034h
;SERIAL PORT0, TIMER2 RELOAD START
MOV SCON,#05Ah
MOV TMOD,#00100000B ;CONFIG TIMER 1 IN MODE 2, 8BIT
; + AUTO RELOAD
MOV TCON,#01000000B ;START TIMER1
CLR SCON.0
CLR SCON.1
;CLEAR UART RX, TX FLAGS
CLR SCON.0
CLR SCON.1
;CLEAR UART RX, TX FLAGS
MOV SBUF,#DATA
;SEND ONE BYTE ON THE SERIAL PORT
MOV SBUF,#DATA
;SEND ONE BYTE ON THE SERIAL PORT
______________________________________________________________________________________________
www.ramtron.com page 26 of 49
VRS51L1050
I²C Control Registers
I²C-Compatible Interface
The primary I²C control registers are SFR registers,
I2CCTRL1 and I2CCTRL2, described below.
The VRS51L1050 provides an I²C-compatible interface
that operates in master and slave modes. In master
mode, the transaction speed is adjustable and can
reach speeds of up to 400kbps.
TABLE 32: I²C CONTROL REGISTER 1 (I2CCTRL1) – SFR C2H
7
6
-
5
-
4
-
The VRS51L1050’s I²C interface can simultaneously
accommodate a number of devices connected on the
same I²C bus, as long as the driving capacity load
does not exceed 400pF.
I2CEN
3
2
1
0
I2CBUSY
I2CCK[2:0]
A complete set of SFR registers control the I²C
interface. The I²C interface shares lines SCL and SDA
(respectively) of the P1.6 and P1.7 I/O ports. The I²C
controls these I/O lines when bits 6 and 7 of the
I2CPWME SFR registers are set to 1.
Bit
7
Mnemonic
I2CEN
Description
I²C Interface Enable
0 : I²C interface is disabled
1 : I²C Interface is enabled
6
5
4
3
-
-
-
TABLE 31: I2CPWME CONFIGURATION REGISTER (PWME) - SFR -9BH
I2CBUSY
I²C Bus Status
0: I²C bus is idle
7
6
5
-
4
-
1 I²C bus is busy
I²C Clock Speed Configuration
(see table below)
SDAE
SCLE
2
1
0
I2CCK2
I2CCK1
I2CCK0
3
2
1
0
PWM1E
PWM0E
In order for the I²C interface module to operate, it must
first be enabled by setting the I2CEN bit of the
I2CCTRL1 register to 1.
Bit
7
Mnemonic
SDAE
Description
I²C SDA Enable
0: P1.7 I/O operate as regular I/O
1: P1.7I/O is dedicated to I²C SDA
I²C SCL Enable
The BUSY bit indicates the current state of the I²C bus.
It is set to 1 when a start condition is detected on the
bus and is cleared when a stop condition is detected.
Before initiating a transaction on the I²C bus, make
sure the BUSY bit is cleared (I²C bus is free).
6
SCLE
0: P1.6 I/O operate as regular I/O
1: P1.6I/O is dedicated to I²C SCL
5
4
3
-
-
PWM1E
PWM1 Enable Register
0: PWM1 module is deactivated
1: PWM1 module is activated on P1.3
PWM1 Enable Register
0: PWM1 module is deactivated
1: PWM1 module is activated on P1.3
The I2CCKx bits of the I2CCTRL1 register define the
communication speed of the I²C interface when it
operates in master mode. By default, upon reset, the
I²C communication speed is set to Fosc/64.
2
PWM0E
1
0
-
-
TABLE 33: I²C CMMUNICATION SPEED IN MASTER MODE VX I2CCK[2:0]
I2CCK[2:0]
bit value
I²C
Com. speed
@Fosc
25MHz
Com. speed
@Fosc
communication.
speed
11.05
000
001
010
011
100
101
110
111
Fosc / 32
Fosc / 64 (default)
Fosc / 128
-s
346 kbps
173 kbps
84.4 kbps
43.2 kbps
21.6 kbps
10.8 kbps
5.4kbps
390 kbps
195 kbps
97.6 kbps
48.8 kbps
24.41 kbps
12.21 kbps
6.10 kbps
Fosc / 256
Fosc / 512
Fosc / 1024
Fosc / 2048
Fosc / 4096
2.7kbps
______________________________________________________________________________________________
www.ramtron.com page 27 of 49
VRS51L1050
TABLE 34: I²C CONTROL REGISTER 2 (I2CCTRL2) - SFR –3H
The MASTERRW bit of the I2CCTRL2 register defines
the data direction in master mode. This bit serves as
bit 0 of the I²C address that will be sent to the I²C bus
in master mode.
7
6
5
-
4
-
MATCH
SLAVERW
3
2
1
0
RESTART
MASTERRW
To perform a read operation, the MASTERRW bit must
be set to 1. To perform a write operation, the
MASTERRW bit must be cleared.
Bit
Mnemonic
Description
7
MATCH
I²C Received address vs. I2CADDR match
indicator
0: No match between I²C address and
I2CADDR register content
1: Last I²C address received matches
value present in the I2CADDR register
Slave Mode Operation
0: Slave mode read (data received)
1: Slave mode write (data transmitted)
The I²C Status Register
The I2CSTATUS register provides most of the
indicators for the I²C interface. The four upper bits of
this register contain the interrupt flags and the lower
three bits are used for I²C interface control and
monitoring.
6
SLAVERW
5
4
3
-
-
TABLE 35: I²C STATUS REGISTER 1 (I2CSTATUS) – SFR C0H
RESTART
Master Mode Restart Signal
0: No action
7
6
5
4
1: The I²C interface will send a start
followed by I2CADDR content
I2CRXIF
I2CTXIF
I2CTXFAIL
I2CNOACKIF
2
1
0
-
-
3
2
1
0
I2CRXACK
I2CMASTER
I2CTXACK
MASTERRW Master Mode Data Direction
0: Master mode write
Bit
Mnemonic
I2CRXIF
I2CTXIF
I2CTXFAILIF
I2CNOACKIF
Description
I²C Reception Interrupt Flag
I²C Transmission Interrupt Flag
I²C Transmission Fail Interrupt Flag
I²C No Acknowledge Received interrupt
Flag
1: Master mode read
7
6
5
4
The MATCH bit of the I2CCTRL2 register is used for
slave I²C transactions. When the received data
following a start equals the value present in the
I2CADDR register, the MATCH bit will be set. In the
case where the MSBCOMP bit is set to 1, the MATCH
bit will be set when the upper four bits of the received
address correspond to the upper four bits in the
I2CADDR register. The processor can monitor the
MATCH bit to detect the beginning of an I²C
transaction addressed to it.
3
2
1
0
-
I2CRXACK
I2CMASTER
I2CTXACK
I²C Reception Acknowledge
I²C Master mode
I²C Transmission Acknowledge
The I2CRXIF flag will be set to 1 by the I²C upon the
reception of new data in the I2CRX register. Once the
data is loaded into the I2CRX register, the I2CRXIF
flag will be set. No new data received on the I²C
interface can be loaded into the I2CRX until the
processor retrieves the data already in the I2CRX
register. The I2CRXIF flag will be automatically cleared
when the processor reads the I2CRX. This bit can also
be cleared manually by the processor.
The SLAWERW bit is used in slave mode to inform the
processor of the data direction. This bit is updated after
the calling address is received in slave mode.
If data is going to be received, the SLAVERW bit will
be 0. If data is going to be transmitted, the SLAVERW
bit will be set to 1.
The I2CTXIF flag will be set to 1 by the I²C once the
data present in the I2CTX register is sent to the
interface’s shift register and the I2CTX register is ready
to receive the next data byte to be transmitted. The
I2CTXIF flag will be automatically cleared when new
data is written into the I2CTX register. It can also be
manually cleared by the processor.
The SLAVERW is especially useful in programs using
the interrupt to manage I²C slave transactions. The
SLAVERW bit is cleared upon device reset.
The RESETART is only active in master mode. When
this bit is set to 1, the I²C interface will generate a start
condition after the current acknowledge phase, and
then send the content of the I2CADDR register to the
I²C bus. If the addressed slave device fails to
acknowledge, the I2CTXFAIL bit of the I2CSTATUS
register will be set to 1, the RESTART bit will be
cleared and the I²C interface will release the bus. The
RESTART bit is automatically cleared after the I²C
interface has generated the start condition and after a
device reset.
The I2CTXFAILIF flag will be set to 1 if the data
transmission fails. The I2CTXFAILIF flag will also be
reset if an arbitration loss condition is detected by the
I²C interface in master mode. The arbitration loss
condition occurs when the master tries to transmit a 1
on the SDA line but it detects a 0 there. The
I2CTXFAILIF flag must be cleared manually.
______________________________________________________________________________________________
www.ramtron.com page 28 of 49
VRS51L1050
The I2CNOACKIF bit is only set in master mode when
an acknowledge signal has not been detected after a
data transmission. The I2CNOACKIF flag must be
cleared manually.
I²C Address Register
The I2CADDR register contains the device address
that will be transmitted in master mode. The
MASTERRW bit of the I2CCTRL2 register holds the
value of address bit 0 (read/write operation) to be sent
by the master following the start condition.
The I2CRXACK bit is a read-only, active low flag that,
when cleared, indicates that an acknowledge signal
has been received from the master after an 8-bit data
transmission is completed in slave mode.
In slave mode, the content of the I2CADDR register is
compared with the incoming address sent by the I²C
bus master.
The RXACK bit will be set to 1 after a reset or when no
acknowledge signal is detected during the
acknowledge phase of slave data transmission. In this
case, the I²C interface will release the SDA line in
order to allow the bus master to generate a stop or
another start condition.
TABLE 36: I²C ADDRESS REGISTER (I2CADDR) - SFR –C1H
7
6
5
4
I2CADDR7
I2CADDR6
I2CADDR5
I2CADDR4
3
I2CADDR3
I2CADDR2
I2CADDR1
MSBCOMP
When the I2CMASTER is set to 1 by the processor, it
will force the I²C interface into master mode and
immediately initiate a transaction beginning with a start
and followed by the address stored in the I2CADDR (a
read or a write operation). In the case of a write
operation, the value present in the I2CTX register will
be sent to the bus, provided that a valid acknowledge
signal from the slave device is received after the
address transmission.
Bit
Mnemonic
Description
I2CADDR[7 :1]
7:1
I²C Address to be sent in master mode
I²C Slave address in slave mode
I²C Address compare
0: 7 address bits are compared in slave
mode
0
MSBCOMP
1: Compare only the four most significant
bits in slave mode
The MSBCOMP bit is used in slave mode. When this
bit is set to 1, the I²C interface will send an
acknowledge signal to the general call address (00h)
and a compare between the received address and the
value of the I2CADDR register will be made on the four
most significant bits.
When the I2CMASTER is cleared either by the
software or the I2CNACKIF flag, the I²C interface will
generate a stop on the I²C bus after the current byte
transmission is complete. Any data present in the
I2CTX register that was not transmitted will not be
transmitted.
When the MSBCOMP bit is cleared, the I²C interface
will only acknowledge to the calls that have an address
matching the upper seven bit of the I2CADDR register.
In the case where the I2CTXIF bit is set after a data
transmission fails, the I²C interface will immediately
release the SCL and SDA lines.
The I2CTXACK is the acknowledge status bit. The
value of I2CTXACK defines the value to be put in SDA
during the acknowledge phase of a slave data
reception. If I2CTXACK is set to 1, it indicates that no
acknowledge signal was sent to the master. If the
I2CTXACK bit is cleared, a valid acknowledge will be
sent to the master. This feature is useful for informing
the master device on the I²C bus that the VRS51L1050
is busy. The I2CTXACK is automatically cleared at
reset and can be set/cleared manually by the
processor.
I2CTX and I2CTX Registers
The I2CTX register contains the data to be transmitted
on the I²C interface.
In master mode, the content of the I2CTX register will
be sent to the interface’s shift register when the
receive acknowledge signal is received from the slave
device (I2CRXACK = 0).
In slave mode, the content of the I2CTX register will be
sent to the interface’s shift register when a matching
address is received (MATCH = 1) and bit 0 of the
incoming address is 1 (read operation).
______________________________________________________________________________________________
www.ramtron.com page 29 of 49
VRS51L1050
As soon as the contents of the I2CTX register is sent
to the interface’s shift register the I2CTXIF flag of the
I2CSTATUS will be set to 1 and an I²C interrupt will be
triggered if it was enabled.
As soon as a new data byte is available in the I2CRX
register, the I2CRXIF bit of the I2CSTATUS register
will be set to 1. Once the data is retrieved by the
processor, the I2CRXIF flag will be automatically
cleared and new data can be received into the I2CRX
register.
TABLE 37: I²C TRANSMIT REGISTER (I2CTX) - SFR –C4H
7
6
5
4
I2CTX7
I2CTX6
I2CTX5
I2CTX4
If the I²C interrupt is enabled, it will be triggered as
soon as the I2CRXIF flag is set to 1.
3
2
1
0
I2CTX3
I2CTX2
I2CTX1
I2CTX0
I²C Example Program
Bit
7:0
Mnemonic
I2CTX[7:0]
Description
I²C Transmit Register
Basic EEPROM interface program
The following shows a basic I²C interface program for
an EEPROM device
In the case where the I2CTX register is not updated in
time, the I²C interface will hold the I²C SCL line down
after the acknowledge phase until new data is written
into the I2CTX register. When new data arrives in the
I2CTX register, it will be immediately transferred to the
I²C shift register for transmission and the I²C module
will release the SCL line. Simultaneously, the I2CTXIF
interrupt flag will be raised to request new data from
the processor.
//-----------------------------------------------------------------------------------------------------------------//
// VRS51L1050_I²C_24xx64.c //
//-----------------------------------------------------------------------------------------------------------------//
// DESCRIPTION:
//
24xx64 EERPOM basic interface Demonstration Program.
// Target Device:
VRS51L1050
//-----------------------------------------------------------------------------------------------------------------//
#include <VRS51L1050_SDCC.h>
#define OK 0x01;
#define BUG 0x00;
#define BUSY 0x00;
In slave mode, if the master device does not
acknowledge after a byte transmission from the I²C
module, the I2CRXACK bit will remain at 1 forcing the
I²C interface to release the SDA line so the master can
generate a stop condition on the bus.
//--EEPROM I²C Functions
char EE_I²C_Busy( char );
char EE_I²C_ByteWrite( char, int, char);
char EE_I²C_RandomByteRead( char, int);
char EE_I²C_Read( char );
void I²C_MConfig(void );
//-----------------------------------------------------------------------------------------------------------------//
//
MAIN FUNCTION
The I2CRX register contains the data received on the
I²C interface.
//-----------------------------------------------------------------------------------------------------------------//
void main (void) {
char x;
//--Configure the I²C
I²C_MConfig( );
TABLE 38: I²C RECEIVE REGISTER (I2CRX) - SFR –C5H
//--Write Data Byto to FRAM
x = EE_I²C_ByteWrite( 0x00, 0x0302, 0x0F);
7
6
5
4
//
I2CRX7
I2CRX6
I2CRX5
I2CRX4
//
//
if(x == 0x00)
while(!EE_I²C_Busy(0x00));
//--wait Device to be ready
//Read the Data byte from the EEPROM
x = EE_I²C_RandomByteRead( 0x00, 0x0302);
3
2
1
0
while(1);
}// End of main
I2CRX3
I2CRX2
I2CRX1
I2CRX0
//---------------------------------------------------//
//;
EE_I²C_Busy
//---------------------------------------------------//
char EE_I²C_Busy( char device)
Bit
Mnemonic
Description
I²C Transmit Register
{
7:0
I2CRX[7:0]
I2CNOACKF = 0;
I2CTXACK = 0;
In the slave mode, if the MATCH bit equals 1, the
I2CRX register will contain the last received data. If the
MATCH bit equals 0, the I2CRX register will contain
the device address called by the I²C bus master.
while((I2CCTRL1 & 0x08) != 0x00){};
//--Wait Bus idle
//Configure I²C ID and device number
device = (device << 2)& 0x0E;
I2CADDR = 0xA0 + device;
//Configure master mode Data direction = Write
I2CCTRL2 &= 0xFE;
//Start I²C
I2CMASTER = 1;
while((I2CTXIF) == 0x00){};
I2CMASTER = 0;
//I²C Master Write
The I2CRX register will be updated with the new data
received as soon its reception is complete and
provided the previously received data has been
retrieved by the processor. In the case where the
I2CRX register contents have not been retrieved by the
processor, the I²C interface will pull the SCL line low to
stop any further data reception until the I2CRX register
is read by the processor.
//Start Transaction
//wait TXIF flag to get set
//Generate a stop condition
while((I2CCTRL1 & 0x08) != 0x00){};
//--Wait Bus idle
if(I2CNOACKF)
return BUSY
else
return OK;
}//end of EE_I²C_Busy
______________________________________________________________________________________________
www.ramtron.com page 30 of 49
VRS51L1050
//---------------------------------------------------//
//---------------------------------------------------//
//; EE_I²C_Read
//
EE_I²C_ByteWrite
//---------------------------------------------------//
//---------------------------------------------------//
char EE_I²C_ByteWrite( char device, int address, char txdata)
{
char EE_I²C_Read( char device)
{
Int
adrstemp = address;
//--Wait Bus idle
while((I2CCTRL1 & 0x08) != 0x00){};
//--Wait Bus idle
while((I2CCTRL1 & 0x08) != 0x00){};
//Configure I²C ID and device number
device = (device << 1)& 0x0E;
I2CADDR = 0xA0 + device;
I2CCTRL2 = 0x01;
//Configure I²C ID and device number
device = (device << 2)& 0x0E;
I2CADDR = 0xA0 + device;
//Set device in Read mode and restart
//wait RXIF flag to get set
I2CMASTER = 1;
//--Wait for Data Byte to be loaded into I2CTX
while(!I2CRXIF){};
//Configure master mode Data direction = Write
I2CCTRL2 &= 0xFE;
//I²C Master Write
//Generate a Stop
I2CMASTER = 0;
return I2CRX ;
//Start I²C
I2CMASTER = 1;
//--Send MSB of address
}//end of EE_I²C_RandomByteRead
while((I2CSTATUS & 0x40) == 0x00){}; //wait TXIF flag to get set
I2CTX = (adrstemp >> 8)& 0x1F;
//Send lower 5 bit of MCB address
//---------------------------------------------------//
//--Send LSB of address
while(!I2CTXIF){};
I2CTX = address & 0x00FF;
//
I²C_MCONFIG
//wait TXIF flag to get set
//Send lLSB of address
//---------------------------------------------------//
void I²C_MConfig(void )
{
//--Send Data
while(!I2CTXIF){};
I2CTX = txdata;
//wait TXIF flag to get set
//Send Data
//Activate I²C SCL and SDA access to P1
I2CPWME = 0xC0;
while(!I2CTXIF){};
I2CSTATUS &= 0xFD;
//wait TXIF flag to get set
//Clear MASTER -> Generate STOP
//Set I²C Speed=Fosc/512 (43kHz @ 22.1184MHz)
I2CCTRL1 = 0x84;
if(I2CTXACK)
return OK
else
while((I2CCTRL1 & 0x08) == 0x08){};
//Wait I2CBUSY == 0
//if NAKIF Flag == 0 -> ACK received
I2CCTRL2 = 0x00;
return BUG; //else device is nt responding
}//end of EE_I²C_ByteWrite
//configure I²C in master Transmit
I2CADDR = 0xA0;
//EEPROM Device Address
}///end of I²C_MConfig
//--------------------------------------------------------------//
//; EE_I²C_RandomByteRead
//--------------------------------------------------------------//
char EE_I²C_RandomByteRead( char device, int address)
{
int
adrstemp = address;
while((I2CCTRL1 & 0x08) != 0x00){};
//--Wait Bus idle
//Configure I²C ID and device number + Write address
device = (device << 1)& 0x0E;
I2CADDR = 0xA0 + device;
I2CMASTER = 1;
//Start I²C Transaction
//--Send MSB of address
while(!I2CTXIF){};
//wait TXIF flag to get set
I2CTX = (adrstemp >> 8)& 0x1F;
//Send lower 5 bit of MCB address
//--Send LSB of address
while(!I2CTXIF){};
I2CTX = address & 0x00FF;
//wait TXIF flag to get set
//Send lLSB of address
while(!I2CTXIF){};
I2CCTRL2 = 0x09;
//wait TXIF flag to get set
//Set device in Read mode and restart
//--Wait for Data Byte to be loaded into I2CTX
while(!I2CRXIF){};
//wait RXIF flag to get set
//Generate a Stop
I2CSTATUS = 0x00;
return I2CRX ;
}//end of FRAM_I²C_RandomByteRead
______________________________________________________________________________________________
www.ramtron.com page 31 of 49
VRS51L1050
The following two tables describe the PWM control
registers’ bit assignment:
Pulse Width Modulation (PWM)
TABLE 39: PWM0 CONTROL REGISTER PWMCTRL0–SFR D3H
The VRS51L1050 provides two PWM outputs that are
shared with the P1.2 and P1.3 I/O pins. Each PWM
can be configured to operate with a resolution of 8 or 5
bits, with the 5-bit mode allowing a faster PWM output
rate.
7
6
5
-
4
3
2
1
0
PWMCK1
PWMCK0
5BITE
Bit
[7:3]
2
Mnemonic
Description
-
5 Bit PWM operation enable
0 = PWM0 resolution is 8 bit
1 = PWM0 resolution is 5 bit
-
Each PWM module is composed of a free running
timer/counter and a comparator. The comparator
compares the PWM free running timer to the PWM
data register. The comparator output will remain high
as long as the value of the free running timer is lower
than the value present in the PWMDx register.
5BITE
1
0
PWMCK1
PWMCK0
Clock Frequency Divider Bit 1 for PWM0
Clock Frequency Divider Bit 0 for PWM0
TABLE 40: PWM1 CONTROL REGISTER (PWMCTRL1–SFR D4H)
7
6
5
-
4
3
2
1
0
Once the value of the PWM timer equals the value in
the PWMDx register, the PWM output will be set to 0
and will remain in that state until the PWM timer
overflows.
PWMCK1
PWMCK0
5BITE
Bit
[7:3]
2
Mnemonic
Description
-
5 Bit PWM operation enable
0 = PWM1 resolution is 8 bit
1 = PWM1 resolution is 5 bit
-
5BITE
The maximum timer value before an automatic
overflow and restart occurs depends on the
configuration of the PWM module. When the PWM
module is configured to operate at 8 bits, the overflow
will occur at FFh. When the PWM module is configured
to operate in 5-bit mode, the overflow will occur at 1Fh.
1
0
PWMCK1
PWMCK0
Clock Frequency Divider Bit 1 for PWM1
Clock Frequency Divider Bit 0 for PWM1
The following table describes the relationship between
the values of PWMCK1, PWMCK0 and the numerical
divider values of the corresponding frequencies.
The following diagram demonstrates the relationship
between the PWM output vs. the PWM timer, when the
PWM module is configured in 8-bit mode.
PWMCK1 PWMCKO Divider
0
0
1
1
0
1
0
1
4
8
16
32
FIGURE 21: PWM OUTPUT VS. PWM TIMER VALUE
Cycle 1
Cycle 2
Port 1.2 /
P1.3
The PWM output frequency is calculated using the
following two formulas:
PWM
FFh 00h
FFh 00h
I2CPWMDx
I2CPWMDx
Enable
8-bit PWM Rate =
Fosc
[256x 2(PWMCK[1:0] +2)
]
There is no interrupt associated with the PWM
modules.
PWM Control Registers
The PWMCTRL0 and PWMCTRL1 registers control
the operating frequency and the resolution of each
PWM module.
5-bit PWM Rate =
Fosc
[32x 2(PWMCK[1:0] +2)
]
______________________________________________________________________________________________
www.ramtron.com page 32 of 49
VRS51L1050
PWM Data Registers
Notes on PWM Use
The following tables describe the PWM0 and PWM1
data registers. The PWMDx bits hold the contents of
the PWM data register and determine the duty cycle of
the PWM output waveforms.
To activate the PWM modules follow the procedure
below:
1. Set the PWM data register
2. Set the PWM operating frequency and PWM
resolution by setting the PWMCTRLx register
3. Activate the PWM output by setting the
corresponding PWMxE bit of the PWMCTRLx
register
TABLE 41: PWM0 DATA REGISTER (PWMD0) – SFR B3H
7
6
5
4
PWMD0.7
PWMD0.6
PWMD0.5
PWMD0.4
3
2
1
0
The selected PWM module operation will begin if:
PWMD0.4
PWMD0.3
PWMD0.2
PWMD0.1
o
The Port 1 I/O pins associated with the PWM
outputs are configured to output a logic 0.
Bit Mnemonic
Description
PWM0 Data Register
7
PWMD0[7:0]
o
The PWM module is enabled before the PWM
data is configured. The PWM output will
momentarily go to 0 for a duration equal to the
time the PWM was enabled and data will be
written into the I2CPWMDx register.
TABLE 42: PWM1 DATA REGISTER (PWMD1) – SFR B4H
7
6
5
4
PWMD1.7
PWMD1.6
PWMD1.5
PWMD1.4
3
2
1
0
PWMD1.4
PWMD1.3
PWMD1.2
PWMD1.1
o
If the I2CPWMDx register is set to FFh, the
PWM will output 1 the entire time, but the
output will go low momentarily (1.5 us) on
each PWM cycle.
Bit Mnemonic
Description
PWM1 Data Register
7
PWMD1[7:0]
The PWM modules are not data buffered. As such,
updating the PWM data register will have an immediate
impact on the PWM output.
PWM Modules Activation
The PWM1 and PWM0 outputs are activated by setting
bits 3 and 2 of the I2CPWME register.
TABLE 43: I2CPWME CONFIGURATION REGISTER (I2CPWME, $9B)
7
6
5
-
4
-
SDAE
SCLE
3
2
1
-
0
-
PWM1E
PWM0E
Bit
7
Mnemonic
SDAE
Description
I²C SDA Enable
0: P1.7I/O is dedicated to I²C SDA
1: P1.7 I/O operate as regular I/O
I²C SCL Enable
6
SCLE
0: P1.6I/O is dedicated to I²C SCL
1: P1.6 I/O operate as regular I/O
5
4
3
-
-
PWM1E
PWM1 Enable Register
0 = PWM1 module is deactivated
1 = PWM1 module is activated on P1.3
2
PWM0E
PWM1 Enable Register
0 = PWM0 module is deactivated
1 = PWM0 module is activated on P1.3
1
0
-
-
______________________________________________________________________________________________
www.ramtron.com page 33 of 49
VRS51L1050
The IF1 register holds the I²C interrupt flag.
Interrupts
TABLE 46: IF1 I2C INTERRUPT FLAG REGISTER 1–SFR A9H
The VRS51L1050 has seven interrupt sources. The
interrupts are enabled via the IE and IEN1 registers
shown below:
7
6
5
4
3
2
1
0
I2CIF
Bit
Mnemonic Description
TABLE 44: IE INTERRUPT ENABLE REGISTER –SFR A8H
7:2
1
0
-
7
EA
6
-
5
ET2
4
ES
3
ET1
2
EX1
1
ET0
0
EX0
I²C Interrupt Flag
I2CIF
-
Bit
7
Mnemonic Description
The following figure illustrates the various interrupt
sources on the VRS51L1050.
EA
Global Interrupt Controller
0: Inhibit all interrupts
1: Each interrupt source is individually
enabled or disabled by setting or clearing
its enable bit.
FIGURE 22: INTERRUPT SOURCES
6
-
-
Timer 2 Interrupt Enable Bit
0: Timer 2 interrupt is disabled
1: Timer 2 interrupt is enabled
UART Serial Port Interrupt Enable Bit
0: UART interrupt is disabled
1: UART interrupt is enabled
Timer 1 Interrupt Enable Bit
0: Timer 1 interrupt is disabled
1: Timer 1 interrupt is enabled
External Interrupt 1 Enable Bit
0: INT1 interrupt is disabled
1: INT1 interrupt is enabled
Timer 0 Interrupt Enable Bit
0: Timer 0 interrupt is disabled
1: Timer 0 interrupt is enabled
External Interrupt 0 Enable Bit
0: INT0 interrupt is disabled
1: INT0 interrupt is enabled
5
ET2
INT0
TF0
IT0
IE0
4
3
2
1
0
ES
ET1
EX1
ET0
EX0
INT1
TF1
IT1
IE1
INTERRUPT
SOURCES
T1
RI
TF2
EXF2
The EA bit of the IE register is the global interrupt
controller bit. When the EA bit is cleared, all interrupts
will be inhibited. Setting the EA bit to 1 will allow all
activated interrupts to reach the interrupt controller.
I2CRXIF
I2CTXIF
I2CTFIF
I2CNOACK
Bits 5 to 0 of the IE register, as well as bit 2 of the
IEN1 register, are individual interrupt enable bits for
each peripheral of the VRS51L1050, which can
generate an interrupt. Setting one of these bits to 1 will
activate the corresponding peripheral interrupt.
Interrupt Vectors
The following table specifies each interrupt source, its
flag and its vector address.
TABLE 45: IEN1 INTERRUPT ENABLE REGISTER 1–SFR A9H
TABLE 47: INTERRUPT VECTOR ADDRESS
7
6
5
4
3
2
1
EI2C
0
Interrupt Source
Flag
Vector
Address
0000h*
0003h
000Bh
0013h
001Bh
0023h
002Bh
003Bh
RESET
INT0
Timer 0
INT1
Timer 1
Serial Port
Timer 2
I²C
WDR
Bit
7:2
Mnemonic Description
IE0
TF0
IE1
TF1
-
I²C Interrupt Enable Bit
0: I²C interrupt is disabled
1: I²C interrupt is enabled
1
EI2C
0
-
RI+TI
TF2+EXF2
I2CRXIF+
I2CTXIF+
I2CTFIF+
I2CNOACK
*If location 0000h = FFh, the PC jump to the ISP program.
______________________________________________________________________________________________
www.ramtron.com page 34 of 49
VRS51L1050
External Interrupts
UART Serial Port Interrupt
The VRS51L1050 has two external interrupt inputs
(INT0 and INT1). These interrupt lines are shared with
the P3.2 and P3.3 I/Os. Bits IT0 and IT1 of the TCON
register determine whether the external interrupts are
level or edge sensitive.
The serial port can generate an interrupt upon byte
reception or once the byte transmission is complete.
Those two conditions share the same interrupt vector
and it is up to the user-developed interrupt service
routine software to ascertain the cause of the interrupt
by surveying serial interrupt flags RI and TI.
o
If ITx = 1, the interrupt will be raised when a 1
to 0 transition occurs at the interrupt pin.
Note that neither of these flags is cleared by the
hardware upon execution of the interrupt service
routine. The software must clear these flags.
o
If ITx = 0, the interrupt will occur when a logic
low condition is present on the interrupt pin.
The duration of the low state must be equal to
at least 12 oscillator cycles.
I²C Interrupt
One interrupt vector is dedicated to the I²C interface.
Either one of the following events can trigger an I²C
interrupt if activated:
The state of the external interrupt, when enabled, can
be monitored using flags IE0 and IE1 of the TCON
register and will be set when the interrupt condition
occurs.
•
•
•
•
I²C data byte received (I2CRXIF)
I²C data byte transmitted (I2CTXIF)
I²C data transmission failed (I2CTFIF)
No acknowledge received (I2CNOACK)
o
If the interrupt is configured as edge sensitive,
the associated flag is automatically cleared
when the interrupt is serviced.
Once the interrupt is serviced, the program should
retrieve the I2CSTATUS register to determine which of
the events above triggered the I²C interrupt. Once the
interrupt source(s) has been identified, the
corresponding interrupt flag should be cleared.
o
If the interrupt is configured as level sensitive,
the interrupt flag must be cleared by the
software.
Timer 0 and Timer 1 Interrupt
Both Timer 0 and Timer 1 can be configured to
Execution of an Interrupt
generate an interrupt when
a
rollover of the
When the processor receives an interrupt request, an
automatic jump to the desired subroutine occurs. This
jump is similar to executing a branch to a subroutine
instruction: the processor automatically saves the
address of the next instruction on the stack.
timer/counter occurs (except Timer 0 in Mode 3). The
TF0 and TF1 flags serve to monitor timer overflow
occurring in timers 0 and 1. These interrupt flags are
automatically cleared when the interrupt is serviced.
Timer 2 interrupt
An internal flag is set to indicate that an interrupt is
taking place, and then the jump instruction is executed.
An interrupt subroutine must always end with the RETI
instruction. This instruction allows users to retrieve the
return address placed on the stack.
A Timer 2 interrupt can occur if TF2 and/or EXF2 flags
are set to 1 and if the Timer 2 interrupt is enabled. The
TF2 flag is set when a rollover of the Timer 2
Counter/Timer occurs. The EXF2 flag can be set by a
1 to 0 transition on the T2EX pin by the software.
The RETI instruction also allows updating of the
internal flag that will take into account an interrupt with
the same priority.
Note that neither flag is cleared by the hardware upon
execution of the interrupt service routine. The service
routine may have to determine whether it was TF2 or
EXF2 that generated the interrupt. These flag bits will
have to be cleared by the software.
Interrupt Enable and Interrupt Priority
When the VRS51L1050 is initialized, all interrupt
sources are inhibited by resetting the bits of the IE
register to 0. It is necessary to start by enabling the
interrupt sources that the application requires by
setting bits in the IE register, as discussed previously.
Bits that generate an interrupt can be cleared or set by
the software, yielding the same result as when this
operation is done by the hardware.
This IE register is part of the bit addressable SFR. For
this reason, it is possible to modify each bit individually
in one instruction without having to modify the other
bits of the register. All interrupts can be inhibited by
setting the EA bit to 0.
______________________________________________________________________________________________
www.ramtron.com page 35 of 49
VRS51L1050
TABLE 50: IP1 INTERRUPT PRIORITY REGISTER 1–SFR B9H
The order in which interrupts are serviced is shown in
the following table:
7
6
5
4
3
2
1
PI2C
0
TABLE 48: INTERRUPT PRIORITY
Bit
7
6
Mnemonic Description
-
-
Interrupt Source
RESET (Highest Priority)
5
4
3
2
1
-
-
-
IE0
TF0
IE1
TF1
RI+TI
TF2+EXF2
Gives I²C interrupt higher priority when set
to 1
PI2C
-
0
I2CRXIF+
I2CTXIF+
I2CTFIF+
I2CNOACK (Lowest Priority)
If the interrupt of more than one peripheral is
configured with a high priority level and more than one
of these interrupt occurs simultaneously, the natural
priority among those interrupt will apply in the interrupt
servicing.
Modifying the Order of Priority
The VRS51L1050 allows the user to modify the natural
priority of the interrupts. One may modify the order by
programming the bits in the IP (interrupt priority)
register. When any bit in this register is set to 1, it
gives the corresponding source priority over interrupts
coming from sources that don’t have their
corresponding IP bits set to 1.
Reduced EMI Function
The VRS51L1050 can also be set up for reduced EMI
(electromagnetic interference) by setting bit 0 (ALEI) of
the SYSCON register to 1. This function will inhibit the
Fosc/6Hz clock signal output to the ALE pin.
The IP and IP1 register are represented in the tables
below.
TABLE 49: IP INTERRUPT PRIORITY REGISTER –SFR B8H
7
-
6
-
5
PT2
4
PS
3
PT1
2
PX1
1
PT0
0
PX0
Bit
Mnemonic Description
7
6
5
-
-
Gives Timer 2 interrupt higher priority when
set to 1
PT2
Gives serial port interrupt higher priority
when set to 1
Gives Timer 1 interrupt higher priority when
set to 1
Gives INT1 interrupt higher priority when
set to 1
Gives Timer 0 interrupt higher priority when
set to 1
4
3
2
1
0
PS
PT1
PX1
PT0
PX0
Gives INT0 interrupt higher priority when
set to 1
______________________________________________________________________________________________
www.ramtron.com page 36 of 49
VRS51L1050
Crystal consideration
The user should review the technical literature supplied
with the specific crystal or ceramic resonator or contact
the manufacturer to select the appropriate values for
external components.
The crystal connected to the VRS51L1050 oscillator
input should be of a parallel type, operating in
fundamental mode. The following table provides
suggested capacitor and resistor feedback values for
different operating frequencies:
XTAL1
Valid for VRS51L1050
XTAL
C1
C2
3MHz
30 pF
30 pF
-
6MHz
30 pF
30 pF
-
9MHz
30 pF
30 pF
-
12MHz
22 pF
22 pF
-
XTAL
VRS51L1050
R
XTAL
C1
C2
16MHz
30 pF
30 pF
-
25MHz
15 pF
15 pF
-
R
XTAL2
R
C1
C2
Note: Oscillator circuits may differ with different
crystals or ceramic resonators in higher oscillator
frequencies.
Crystals
or
ceramic
resonator
characteristics vary from one manufacturer to the
other.
______________________________________________________________________________________________
www.ramtron.com page 37 of 49
VRS51L1050
Operating Conditions
TABLE 51: OPERATING CONDITIONS
Symbol
Description
Min.
Typ.
Max.
Unit
Remarks
TA
TS
VCC5
Fosc 40
IOLpin
Operating temperature
Storage temperature
Supply voltage
Oscillator Frequency
Maximum Output current IOL
per I/O pin
0
-55
3.0
-
25
25
3.3
-
+70
155
3.3
25
ºC
ºC
V
MHz
mA
Ambient temperature, operating
Possible damage to devices
At 3.3V
10
IOLP0
Maximum Output current IOL
Port 0 all I/O pins
Maximum Output current IOL
Port 1,2,3,4 all I/O pins
Maximum Output current IOL
ALL I/O pins
26
15mA
71
mA
IOLP1234
iOLALLIO
mA
DC Characteristics
TABLE 52: DC CHARACTERISTICS
Symbol Parameter
Valid
Port 0,1,2,3,4,#EA
RES, XTAL1
Port 0,1,2,3,4,#EA
RES, XTAL1
Min.
-0.5
0
2.0
70% VCC
Max.
0.8
0.8
VCC+0.2
VCC+0.2
0.4
Unit
V
V
V
V
Test Conditions
VIL1
Input Low Voltage
Input Low Voltage
Input High Voltage
Input High Voltage
Output Low Voltage
Output Low Voltage
VIL2
VIH1
VI H2
VOL1
VOL2
Port 0, ALE, #PSEN
Port 1,2,3,4
V
V
IOL=3.2mA
IOL=1.6mA
0.4
VOH1
VOH2
Output High Voltage
Output High Voltage
Port 0, ,ALE,#PSEN
Port 1,2,3,4
2.4
2.4
V
V
IOH=-300uA
IOH=-20uA
Port 1,2,3,4
(except P1.6, P1.7)
Port 0 and P1.6,
P1.7
IIL
Logical 0 Input Current
Logical 0 Input Current
-50
uA
uA
Vin=0.45V
Vin=0.45V
IIL2
-650
ITL
ILI
Logical Transition Current
Input Leakage Current
Port 1,2,3,4
-650
+10
6
uA
uA
Vin=1.5V
0.45V<Vin<VCC
mA
ISK1
Sink current Port 1,2,3,4
Sink current Port0,
ALE,#PSEN
Source current Port 1,2,3,4
Source current Port0,
ALE,#PSEN
VIN = 0.4V
VIN = 0.4V
VIN = 2.4V
VIN = 2.4V
3
ISK2
4
8
mA
uA
ISRC1
ISRC2
R RES
-40
-4
-80
-8
mA
Reset Pull-down Resistance
Pin Capacitance
RES
50
300
10
Kohm
pF
VCC = 3.6V
C-10
Fre=1 MHz, Ta=25°C
10
5
mA
mA
uA
Active mode 25MHz, 3.6V
Idle mode 12MHz
ICC
Power Supply Current
VDD
Power down mode (all outputs
pin disconnected)
20
Note:
•
•
•
The supply current is measured with all output disconnected and XTAL1 driven with 5ns rise/fall time with amplitude of 0.5V to VCC+0.5V.
XTAL2 pin not connected, EA, RESET,Port0 connected to VDD
The I/O port pins source a transition current when they are externally driven from high to low and the transition current reaches a
maximum of around 2V.
Capacitive load on Port 0 and Port 2 may cause spurious noise to occur on ALE and other I/O ports when they output on logic low level. In
some cases (Cload > 100pF), the noise on ALE may exceed 0.8V. In those cases, it is recommended to buffer the ALE with a Schmitt
trigger type logic device or use an address with a Schmitt trigger input.
______________________________________________________________________________________________
www.ramtron.com page 38 of 49
VRS51L1050
AC Characteristics
TABLE 53: AC CHARACTERISTICS
Variable Fosc
Valid
Symbol
T LHLL
T AVLL
T LLAX
Parameter
ALE Pulse Width
Address Valid to ALE Low
Address Hold after ALE Low
Cycle
Unit
nS
nS
Min.
Type
Max.
RD/WRT 2xT - 40
RD/WRT T - 40
RD/WRT T - 30
nS
4xT - 100
3xT -105
T LLIV
ALE Low to Valid Instruction In
RD
nS
T LLPL
T PLPH
T PLIV
T PXIX
T PXIZ
ALE Low to #PSEN low
#PSEN Pulse Width
RD
RD
RD
RD
RD
RD
RD
RD
WRT
RD
RD
RD
RD
RD
T - 30
3xT - 45
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
#PSEN Low to Valid Instruction In
Instruction Hold after #PSEN
Instruction Float after #PSEN
Address to Valid Instruction In
#PSEN Low to Address Float
#RD Pulse Width
#WR Pulse Width
#RD Low to Valid Data In
Data Hold after #RD
0
T - 25
5xT - 105
10
T AVI V
T PLAZ
T RLRH
T WLWH
T RLDV
T RHDX
T RHDZ
T LLDV
T AVDV
T LLYL
T AVYL
T QVWH
T QVWX
T WHQX
T RLAZ
T YALH
6xT - 100
6xT - 100
5xT - 165
0
Data Float after #RD
2xT - 70
8xT - 150
9xT - 165
3xT + 50
ALE Low to Valid Data In
Address to Valid Data In
ALE low to #WR High or #RD Low
Address Valid to #WR or #RD Low
Data Valid to #WR High
Data Valid to #WR Transition
Data Hold after #WR
#RD Low to Address Float
#W R or #RD High to ALE High
Serial Clock Time
RD/WRT 3xT - 50
RD/WRT 4xT - 130
WRT
WRT
WRT
RD
7xT - 150
T - 50
T - 50
0
RD/WRT T -40
12xT
T+40
Output data setup to clock rising
edge
Output data hold after clock rising
edge
Input data hld after clock rising
edge
10xT-133
nS
nS
nS
2xT – 117
0
Clock rising edge to input data valid
T,TCLCL Clock Period
10xT-133
nS
nS
1/fosc
______________________________________________________________________________________________
www.ramtron.com page 39 of 49
VRS51L1050
Data Memory Read Cycle Timing
The following timing diagram provides data memory read cycle timing information.
FIGURE 23: DATA MEMORY READ CYCLE TIMING
T12
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10 T11 T12
T1
T2
T3
OSC
ALE
1
2
#PSEN
#RD
5
7
3
ADDRESS A15-A8
PORT2
PORT0
3
4
6
8
INST in
Float
A7-A0
Float
Data in
Float
ADDRESS or
Float
______________________________________________________________________________________________
www.ramtron.com page 40 of 49
VRS51L1050
Program Memory Read Cycle Timing
The following timing diagram provides program memory read cycle timing information
FIGURE 24: PROGRAM MEMORY READ CYCLE
T12
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10 T11 T12
T1
T2
T3
OSC
ALE
1
2
5
7
#PSEN
#RD,#WR
PORT2
PORT0
3
ADDRESS A15-A8
ADDRESS A15-A8
3
4
6
8
Float
A7-A0 Float
INST in Float
A7-A0 Float
INST in Float
______________________________________________________________________________________________
www.ramtron.com page 41 of 49
VRS51L1050
Data Memory Write Cycle Timing
The following timing diagram provides data memory write cycle timing information.
FIGURE 25: DATA MEMORY WRITE CYCLE TIMING
T12
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10 T11 T12
T1
T2
T3
OSC
ALE
1
#PSEN
#WR
5
6
2
ADDRESS A15-A8
3
PORT2
PORT0
2
4
INST in
Float
A7-A0
Data out
ADDRESS or
Float
______________________________________________________________________________________________
www.ramtron.com page 42 of 49
VRS51L1050
I/O Port Timing
The following timing diagram provides I/O port timing information.
FIGURE 26: I/O PORTS TIMING
T7
T8
T9
T10 T11 T12
T1
T2
T3
T4
T5
T6
T7
T8
X1
Sampled
Inputs P0,P1
Sampled
Inputs P2,P3
Output by Mov
Px, Src
Current Data
Next Data
Sampled
RxD at Serial
Port Shift
Clock Mode 0
______________________________________________________________________________________________
www.ramtron.com page 43 of 49
VRS51L1050
Timing Requirement for External Clock (VSS = 0v Assumed)
FIGURE 27: TIMING REQUIREMENT OF EXTERNAL CLOCK (VSS= 0.0V IS ASSUMED)
TCLCL
Vdd - 0.5V
70% Vdd
20% Vdd-0.1V
0.45V
TCLCX
TCHCX
TCHCL
TCLCH
External Program Memory Read Cycle
The following timing diagram provides external program memory read cycle timing information.
FIGURE 28: EXTERNAL PROGRAM MEMORY READ CYCLE
TPLPH
#PSEN
TLLPL
TLHLL
ALE
TPXIZ
TAVLL TLLAX
A0-A7
TPLIV
TPXIX
TPLAZ
TAVIV
Instruction IN
A0-A7
PORT 0
PORT2
P2.0-P2.7 or AB-A15 from DPH
A8-A15
______________________________________________________________________________________________
www.ramtron.com page 44 of 49
VRS51L1050
External Data Memory Read Cycle
The following timing diagram provides external data memory read cycle timing information.
FIGURE 29: EXTERNAL DATA MEMORY READ CYCLE
#PSEN
TYHLH
ALE
TLLDV
TRLRH
TLLYL
#RD
TRLDV
TRHDZ
TRHDX
DATA IN
TAVLL
TLLAX
A0-A7
TRLAZ
A0-A7
From PCL
INSTRL
IN
PORT 0
PORT 2
From Ri or DPL
TAVYL
TAVDV
P2.0-P2.7 or A8 -A15 from DPH
A8-A15 from PCH
______________________________________________________________________________________________
www.ramtron.com page 45 of 49
VRS51L1050
External Data Memory Write Cycle
The following timing diagram provides external data memory write cycle timing information.
FIGURE 30: EXTERNAL DATA MEMORY WRITE CYCLE
#PSEN
TYHLH
ALE
TLHLL
TLLYL
TWLWH
#WR
TAVLL
TQVWX
TWHQX
TLLAX
TQVWH
A0-A7
From PCL
A0-A7
From Ri or DPL
INSTRL
IN
DATA OUT
PORT 0
PORT 2
TAVYL
P2.0-P2.7 or A8-A15 from DPH
A8-A15 from PCH
.
______________________________________________________________________________________________
www.ramtron.com page 46 of 49
VRS51L1050
Plastic Chip Carrier (PLCC-44)
L
VRS51L1050
PLCC-44
GE
E
HE
Y
A2
A1
D
A
HD
TABLE 54: DIMENSIONS OF PLCC-44 CHIP CARRIER
Dimension in inch
Symbol
Dimension in mm
Minimal/Maximal
-/4.70
Minimal/Maximal
A
-/0.185
C
Al
A2
bl
b
C
D
E
e
GD
GE
HD
HE
L
0.020/-
0.51/
0.145/0.155
0.026/0.032
0.016/0.022
0.008/0.014
0.648/0.658
0.648/0.658
0.050 BSC
0.590/0.630
0.590/0.630
0.680/0.700
0.680/0.700
0.090/0.110
-/0.004
3.68/3.94
0.66/0.81
0.41/0.56
0.20/0.36
16.46/16.71
16.46/16.71
1.27 BSC
14.99/16.00
14.99/16.00
17.27/17.78
17.27/17.78
2.29/2.79
-/0.10
e
b
b1
GD
Note:
1. Dimensions D & E do not include interlead Flash.
2. Dimension B1 does not include dambar
protrusion/intrusion.
θ
3. Controlling dimension: Inch
∆y
/
/
4. General appearance spec should be based on
final visual inspection spec.
______________________________________________________________________________________________
www.ramtron.com page 47 of 49
VRS51L1050
C
Plastic Quad Flat Package (QFP-44)
L
L1
S
S
VRS51L1050
D2 D1 D
2
b
QFP-44
R1
A2
A1
Gage Plane
0.25mm
A
3
R2
E2
E1
E
TABLE 55: DIMENSIONS OF QFP-44 CHIP CARRIER
Dimension in in.
Symbol
Dimension in mm
Minimal/Maximal
-/2.55
Minimal/Maximal
A
-/0.100
Al
A2
b
c
D
D1
D2
E
E1
E2
e
0.006/0.014
0.071 / 0.087
0.012/0.018
0.004 / 0.009
0.520 BSC
0.394 BSC
0.315
0.520 BSC
0.394 BSC
0.315
0.031 BSC
0.029 / 0.041
0.063
0.005/-
0.005/0.012
0.008/-
0.15/0.35
1.80/2.20
0.30/0.45
0.09/0.20
13.20 BSC
10.00 BSC
8.00
13.20 BSC
10.00 BSC
8.00
0.80 BSC
0.73/1.03
1.60
0.13/-
0.13/0.30
0.20/-
e1
C
Seating Plane
e
L
Note:
L1
R1
R2
S
1. Dimensions D1 and E1 do not include mold
protrusion.
2. Allowance protrusion is 0.25mm per side.
3. Dimensions D1 and E1 do not include mold
mismatch and are determined datum plane.
4. Dimension b does not include dambar
protrusion.
5. Allowance dambar protrusion shall be 0.08 mm
total in excess of the b dimension at maximum
material condition. Dambar cannot be located
on the lower radius of the lead foot.
0
0˚/7˚
0˚/ -
10˚ REF
7˚ REF
0.004
as left
as left
as left
as left
θ 1
θ 2
θ 3
∆C
0.10
______________________________________________________________________________________________
www.ramtron.com page 48 of 49
VRS51L1050
Ordering Information
Device Number Structure
VRS51L1050 Ordering Options (No ISPVx Firmware preprogrammed)
Device Number
Flash Size
SRAM
Size
1KB
1KB
1KB
1KB
1KB
1KB
Package
Option
PLCC-44
QFP-44
DIP-40
PLCC-44
QFP-44
DIP-40
Voltage
Temperature
Frequency
VRS51L1050-25-L
64KB
64KB
64KB
64KB
64KB
64KB
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
25MHz
25MHz
25MHz
25MHz
25MHz
25MHz
VRS51L1050-25-Q
VRS51L1050-25-P
VRS51L1050-25-LG
VRS51L1050-25-QG
VRS51L1050-25-PG
VRS51L1050 Ordering Options (With ISPVx Firmware preprogrammed). See Ramtron web site for
latest version - x).
Device Number
Flash Size
SRAM
Size
1KB
1KB
1KB
1KB
1KB
1KB
Package
Option
PLCC-44
QFP-44
DIP-40
PLCC-44
QFP-44
DIP-40
Voltage
Temperature
Frequency
VRS51L1050-25-L-ISPV3
VRS51L1050-25-Q-ISPV3
VRS51L1050-25-P-ISPV3
VRS51L1050-25-LG-ISPV3
VRS51L1050-25-QG-ISPV3
VRS51L1050-25-PG-ISPV3
64KB
64KB
64KB
64KB
64KB
64KB
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
3.0V to 3.6V
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
25MHz
25MHz
25MHz
25MHz
25MHz
25MHz
Disclaimers
Right to make change - Ramtron reserves the right to make changes to its products - including circuitry, software and services - without notice at
any time. Customers should obtain the most current and relevant information before placing orders.
Use in applications - Ramtron assumes no responsibility or liability for the use of any of its products, and conveys no license or title under any
patent, copyright or mask work right to these products and makes no representations or warranties that these products are free from patent,
copyright or mask work right infringement unless otherwise specified. Customers are responsible for product design and applications using Ramtron
parts. Ramtron assumes no liability for applications assistance or customer product design.
Life support – Ramtron products are not designed for use in life support systems or devices. Ramtron customers using or selling Ramtron products
for use in such applications do so at their own risk and agree to fully indemnify Ramtron for any damages resulting from such applications.
I²C is a trademark of Koninklijke Philips Electronics NV.
______________________________________________________________________________________________
www.ramtron.com
page 49 of 49
相关型号：
©2020 ICPDF网 联系我们和版权申明