HD74LV132ATELL [RENESAS]

Quad. 2-input NAND Schmitt-triggers; 四。二输入NAND施密特触发器


型号：	HD74LV132ATELL
厂家：	RENESAS TECHNOLOGY CORP
描述：	Quad. 2-input NAND Schmitt-triggers 四。二输入NAND施密特触发器触发器
文件：	总9页 (文件大小：68K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

HD74LV132A

Quad. 2-input NAND Schmitt-triggers

REJ03D0317–0300Z

(Previous ADE-205-260A (Z))

Rev.3.00

Jun. 03, 2004

Description

The HD74LV132A has four two-input schmitt trigger NAND gates in a 14-pin package.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the

low-power consumption extends the battery life.

Features

•

V_CC= 2.0 V to 5.5 V operation

All inputs V_IH(Max.) = 5.5 V (@V_CC= 0 V to 5.5 V)

All outputs V_O(Max.) = 5.5 V (@V_CC= 0 V)

Typical V_OLground bounce < 0.8 V (@V_CC= 3.3 V, Ta = 25°C)

Typical V_OHundershoot > 2.3 V (@V_CC= 3.3 V, Ta = 25°C)

Output current ±6 mA (@V_CC= 3.0 V to 3.6 V), ±12 mA (@V_CC= 4.5 V to 5.5 V)

Ordering Information

Part Name

Package Type

Package Code

Package

Abbreviation

Taping Abbreviation

(Quantity)

HD74LV132AFPEL

HD74LV132ARPEL

HD74LV132ATELL

SOP–14 pin(JEITA)

SOP–14 pin(JEDEC)

TSSOP–14 pin

FP–14DAV

FP–14DNV

TTP–14DV

EL (2,000 pcs/reel)

EL (2,500 pcs/reel)

ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Function Table

Inputs

Output Y

Note: H: High level

L: Low level

X: Immaterial

Rev.3.00 Jun. 03, 2004 page 1 of 8

HD74LV132A

Pin Arrangement

V_CC

11 4Y

10 3B

GND

(Top view)

Absolute Maximum Ratings

Item

Symbol

V_CC

Ratings

Unit

Conditions

Supply voltage range

Input voltage range*¹

Output voltage range*^{1, 2}

–0.5 to 7.0

–0.5 to V_CC+ 0.5

–0.5 to 7.0

–20

V_I

V_O

Output: H or L

V_CC: OFF

Input clamp current

I_IK

I_OK

I_O

V_I< 0

Output clamp current

±50

V_O< 0 or V_O> V_CC

V_O= 0 to V_CC

Continuous output current

Continuous current through

±25

I_CCor I_GND

±50

V_CCor GND

Maximum power dissipation at P_T

Ta = 25°C (in still air)*³

785

SOP

500

TSSOP

Storage temperature

Tstg

–65 to 150

°C

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of

which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are

observed.

2. This value is limited to 5.5 V maximum.

3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Rev.3.00 Jun. 03, 2004 page 2 of 8

HD74LV132A

Recommended Operating Conditions

Item

Symbol

V_CC

V_I

Min

2.0

Max

5.5

V_CC

–50

–2

Unit

Conditions

Supply voltage range

Input voltage range

Output voltage range

Output current

V_O

I_OH

—

–40

µA

V_CC= 2.0 V

V_CC= 2.3 to 2.7 V

V_CC= 3.0 to 3.6 V

V_CC= 4.5 to 5.5 V

V_CC= 2.0 V

–6

–12

I_OL

µA

V_CC= 2.3 to 2.7 V

V_CC= 3.0 to 3.6 V

V_CC= 4.5 to 5.5 V

Operating free-air temperature

°C

Note: Unused or floating inputs must be held high or low.

Logic Diagram

Rev.3.00 Jun. 03, 2004 page 3 of 8

HD74LV132A

DC Electrical Characteristics

Ta = –40 to 85°C

Unit Test Conditions

Item

Symbol

_CC(V)*

Min

—

Typ Max

Input threshold

voltage

V_T

2.5

—

1.75

2.31

3.5

—

3.3

—

5.0

—

–

V_T

2.5

0.75

0.99

1.5

0.25

0.33

0.5

1.5

3.3

—

5.0

—

–

Input hysteresis

voltage

V_H

2.5

1.0

1.32

2.0

—

V_T⁺– V_T

3.3

5.0

Input voltage

V_IH

2.0

2.3 to 2.7

3.0 to 3.6

4.5 to 5.5

2.0

_CC× 0.7

—

_CC× 0.7

—

V_IL

—

0.5

2.3 to 2.7

3.0 to 3.6

4.5 to 5.5

_CC× 0.3

Output voltage

V_OH

Min to Max V_CC– 0.1

—

I_OH= –50 µA

I_OH= –2 mA

2.3

2.0

2.48

3.8

—

3.0

—

I_OH= –6 mA

4.5

—

I_OH= –12 mA

I_OL= 50 µA

V_OL

Min to Max

2.3

0.1

0.4

0.44

0.55

±1

—

I_OL= 2 mA

3.0

—

I_OL= 6 mA

4.5

—

I_OL= 12 mA

Input current

Quiescent supply

current

I_IN

0 to 5.5

5.5

—

µA

V_IN= 5.5 V or GND

V_IN= V_CCor GND, I_O= 0

I_CC

—

Output leakage

current

I_OFF

—

µA

V_INor V_O= 0 V to 5.5 V

Input capacitance

C_IN

3.3

—

1.9

—

V_I= V_CCor GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Rev.3.00 Jun. 03, 2004 page 4 of 8

HD74LV132A

Switching Characteristics

V_CC= 2.5 ± 0.2 V

Ta = 25°C

Ta = –40 to 85°C

Test

Conditions

FROM

(Input)

Item

Symbol

Unit

(Output)

Min Typ Max Min

Max

18.5

23.0

Propagation

delay time

t_PLH

t_PHL

—

7.9

16.5 1.0

C_L= 15 pF

C_L= 50 pF

A or B

10.8 20.2 1.0

V_CC= 3.3 ± 0.3 V

Ta = 25°C

Ta = –40 to 85°C

Test

FROM

(Input)

Item

Symbol

Unit Conditions

(Output)

Min Typ Max Min

Max

14.0

17.5

Propagation

delay time

t_PLH

t_PHL

—

5.6

7.6

11.9 1.0

15.4 1.0

C_L= 15 pF

C_L= 50 pF

A or B

V_CC= 5.0 ± 0.5 V

Ta = 25°C

Ta = –40 to 85°C

Test

FROM

(Input)

Item

Symbol

Unit Conditions

(Output)

Min Typ Max Min

Max

9.0

Propagation

delay time

t_PLH

t_PHL

—

3.9

5.3

7.7

9.7

1.0

C_L= 15 pF

C_L= 50 pF

A or B

11.0

Operating Characteristics

C_L= 50 pF

Ta = 25°C

Item

Symbol

V_CC(V)

Unit Test Conditions

pF f = 10 MHz

Min

—

Typ

7.5

Max

—

Power dissipation capacitance

C_PD

3.3

5.0

—

11.2

—

Noise Characteristics

C_L= 50 pF

Test Conditions

Ta = 25°C

Item

Symbol

V_{OL (P)}

V_CC(V)

Unit

Min

Typ

Max

Quiet output, maximum

dynamic V_OL

3.3

—

0.21

0.8

–0.8

—

Quiet output, minimum

dynamic V_OL

V_{OL (V)}

V_{OH (V)}

V_{IH (D)}

V_{IL (D)}

—

–0.09

3.12

—

Quiet output, minimum

dynamic V_OH

—

High-level dynamic input

voltage

2.31

—

Low-level dynamic inout

voltage

—

0.99

Rev.3.00 Jun. 03, 2004 page 5 of 8

HD74LV132A

Test Circuit

Measurement point

C _L

Note: C_Lincludes the probe and jig capacitance.

• Waveform − 1

t_r

t_f

V_CC

0 V

90%

50% VCC

90%

50% VCC

Input

10%

t_PHL

t_PLH

V_OH

In phase output

50% VCC

t_PLH

V_OL

t_PHL

V_OH

50% VCC

Out of phase output

V_OL

Notes:

1. Input waveform: PRR ≤ 1 MHz, Zo = 50 Ω, t _r≤ 3 ns, t _f≤ 3 ns

2. The output are measured one at a time with one transition per measurement.

Rev.3.00 Jun. 03, 2004 page 6 of 8

HD74LV132A

Package Dimensions

As of January, 2003

Unit: mm

10.06

10.5 Max

+ 0.20

7.80

– 0.30

1.42 Max

1.15

0˚ – 8˚

1.27

0.70 ± 0.20

*0.40 ± 0.06

0.15

0.12

Package Code

JEDEC

FP-14DAV

—

JEITA

Mass (reference value)

Conforms

0.23 g

*Ni/Pd/Au plating

As of January, 2003

Unit: mm

8.65

9.05 Max

+ 0.10

6.10

– 0.30

0.635 Max

1.08

0˚ – 8˚

+ 0.67

1.27

0.60

– 0.20

*0.40 ± 0.06

0.15

0.25

Package Code

JEDEC

JEITA

FP-14DNV

Conforms

0.13 g

*Ni/Pd/Au plating

Mass (reference value)

Rev.3.00 Jun. 03, 2004 page 7 of 8

HD74LV132A

As of January, 2003

Unit: mm

5.00

5.30 Max

0.65

1.0

*0.20 ± 0.05

0.13 M

6.40 ± 0.20

0.83 Max

0˚ – 8˚

0.50 ± 0.10

0.10

Package Code

JEDEC

TTP-14DV

—

JEITA

—

*Ni/Pd/Au plating

Mass (reference value)

0.05 g

Rev.3.00 Jun. 03, 2004 page 8 of 8

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble

may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary

circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's

application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,

diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of

publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is

therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product

information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor

home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes

no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life

is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a

product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and

cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A

Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom

Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany

Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong

Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan

Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China

Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Colophon .1.0

HD74LV132ATELL [RENESAS]

相关型号：

HD74LV132ATELL-E

HD74LV138A

HD74LV138A

HD74LV138AFP

HD74LV138AFPEL

HD74LV138AFPEL-E

HD74LV138ARP

HD74LV138AT

HD74LV138ATELL

HD74LV138ATELL-E

HD74LV139A

HD74LV139A