UPD23C64040JLGY-XXX-MKH [RENESAS]
4MX16 MASK PROM, 100ns, PDSO48, 12 X 18 MM, PLASTIC, TSOP1-48;
| 型号： | UPD23C64040JLGY-XXX-MKH |
| 厂家： | 
RENESAS TECHNOLOGY CORP |
| 描述： | 4MX16 MASK PROM, 100ns, PDSO48, 12 X 18 MM, PLASTIC, TSOP1-48 可编程只读存储器 光电二极管 |
| 文件： | 总26页 (文件大小：290K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
To our customers,
Old Company Name in Catalogs and Other Documents
On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1st, 2010
Renesas Electronics Corporation
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice
1.
2.
All information included in this document is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
of Renesas Electronics or others.
3.
4.
You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of
semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,
and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by
you or third parties arising from the use of these circuits, software, or information.
5.
When exporting the products or technology described in this document, you should comply with the applicable export control
laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas
Electronics products or the technology described in this document for any purpose relating to military applications or use by
the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and
technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited
under any applicable domestic or foreign laws or regulations.
6.
7.
Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
incurred by you resulting from errors in or omissions from the information included herein.
Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and
“Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as
indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular
application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior
written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way
liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an
application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written
consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise
expressly specified in a Renesas Electronics data sheets or data books, etc.
“Standard”:
Computers; office equipment; communications equipment; test and measurement equipment; audio and visual
equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-
crime systems; safety equipment; and medical equipment not specifically designed for life support.
“Specific”:
Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or
systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare
intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8.
9.
You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,
especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or
damages arising out of the use of Renesas Electronics products beyond such specified ranges.
Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have
specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,
Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to
guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a
Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire
control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because
the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system
manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental
compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable
laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS
Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with
applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas
Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-
owned subsidiaries.
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
DATA SHEET
MOS INTEGRATED CIRCUIT
μPD23C64040JL, 23C64080JL
64M-BIT MASK-PROGRAMMABLE ROM
8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE)
PAGE ACCESS MODE
Description
The μPD23C64040JL, 23C64080JL are a 67,108,864 bits mask-programmable ROM. The word organization is
selectable (BYTE mode : 8,388,608 words by 8 bits, WORD mode : 4,194,304 words by 16 bits).
The active levels of OE (Output Enable Input) can be selected with mask-option.
The μPD23C64040JL, 23C64080JL are packed in 48-pin PLASTIC TSOP (I) and 44-pin PLASTIC SOP.
Features
• Word organization
8,388,608 words by 8 bits (BYTE mode)
4,194,304 words by 16 bits (WORD mode)
• Page access mode
BYTE mode : 8 byte random page access (μPD23C64040JL)
: 16 byte random page access (μPD23C64080JL)
WORD mode : 4 word random page access (μPD23C64040JL)
: 8 word random page access (μPD23C64080JL)
• Operating supply voltage : VCC = 2.7 to 3.6 V
Operating
supply voltage
VCC
Package
Access time /
Page access time
ns (MAX.)
Power supply current (Active mode)
mA (MAX.)
Standby current
(CMOS level input)
μA (MAX.)
μPD23C64040JL
μPD23C64080JL
3.0 V ± 0.3 V
TSOP (I)
SOP
100 / 25
120 / 25
90 / 25
40
35
55
50
60
50
75
65
30
3.3 V ± 0.3 V
TSOP (I)
SOP
100 / 25
Remark The access time and power supply current vary depending on the package type.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M16065EJ4V0DS00 (4th edition)
Date Published February 2006 NS CP (K)
Printed in Japan
2002
The mark <R> shows major revised points.
The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
μPD23C64040JL, 23C64080JL
Ordering Information
Part number
Package
μPD23C64040JLGY-xxx-MJH
μPD23C64040JLGY-xxx-MKH
μPD23C64040JLGX-xxx
48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
44-pin PLASTIC SOP (15.24 mm (600))
μPD23C64080JLGY-xxx-MJH
μPD23C64080JLGY-xxx-MKH
μPD23C64080JLGX-xxx
48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
44-pin PLASTIC SOP (15.24 mm (600))
<R>
<R>
<R>
μPD23C64040JLGY-xxx-MJH-A
μPD23C64040JLGY-xxx-MKH-A
μPD23C64040JLGX-xxx-A
μPD23C64080JLGY-xxx-MJH-A
μPD23C64080JLGY-xxx-MKH-A
μPD23C64080JLGX-xxx-A
48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
44-pin PLASTIC SOP (15.24 mm (600))
48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
44-pin PLASTIC SOP (15.24 mm (600))
<R>
<R>
<R>
Remarks 1. xxx : ROM code suffix No.
2. Products with -A at the end of the part number are lead-free products.
<R>
2
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Pin Configurations
/xxx indicates active low signal.
48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
[ μPD23C64040JLGY-xxx-MJH ]
[ μPD23C64080JLGY-xxx-MJH ]
[ μPD23C64040JLGY-xxx-MJH-A ]
[ μPD23C64080JLGY-xxx-MJH-A ]
<R>
<R>
Marking Side
WORD, /BYTE
A16
A15
A14
A13
A12
A11
A10
A9
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
GND
GND
O15, A−1
O7
2
3
4
5
O14
O6
6
7
O13
O5
8
9
O12
O4
A8
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
A19
A21
A20
A18
A17
A7
V
CC
CC
V
NC
O11
O3
O10
A6
O2
A5
O9
A4
O1
A3
O8
A2
O0
A1
/OE or OE or DC
GND
A0
/CE
GND
A0 to A21
: Address inputs
O0 to O7, O8 to O14 : Data outputs
O15, A−1
: Data output 15 (WORD mode),
LSB Address input (BYTE mode)
: Mode select input
: Chip Enable input
: Output Enable input
: Supply voltage
WORD, /BYTE
/CE
/OE or OE
VCC
GND
: Ground
NC Note
: No Connection
DC
: Don’t Care
Note Some signals can be applied because this pin is not connected to the inside of the chip.
Remark Refer to Package Drawings for the 1-pin index mark.
3
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
[ μPD23C64040JLGY-xxx-MKH ]
[ μPD23C64080JLGY-xxx-MKH ]
[ μPD23C64040JLGY-xxx-MKH-A ]
[ μPD23C64080JLGY-xxx-MKH-A ]
<R>
<R>
Marking Side
GND
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
WORD, /BYTE
A16
A15
A14
A13
A12
A11
A10
A9
GND
O15, A−1
3
O7
4
O14
5
O6
6
O13
7
O5
8
O12
9
O4
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
A8
VCC
A19
A21
A20
A18
A17
A7
VCC
NC
O11
O3
O10
O2
A6
O9
A5
O1
A4
O8
A3
O0
/OE or OE or DC
GND
A2
A1
A0
GND
/CE
A0 to A21
: Address inputs
O0 to O7, O8 to O14 : Data outputs
O15, A−1
: Data output 15 (WORD mode),
LSB Address input (BYTE mode)
: Mode select input
: Chip Enable input
: Output Enable input
: Supply voltage
WORD, /BYTE
/CE
/OE or OE
VCC
GND
: Ground
NC Note
: No Connection
DC
: Don’t Care
Note Some signals can be applied because this pin is not connected to the inside of the chip.
Remark Refer to Package Drawings for the 1-pin index mark.
4
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
44-pin PLASTIC SOP (15.24 mm (600))
[ μPD23C64040JLGX-xxx ]
[ μPD23C64080JLGX-xxx ]
[ μPD23C64040JLGX-xxx-A ]
[ μPD23C64080JLGX-xxx-A ]
<R>
<R>
Marking Side
A21
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A20
1
A18
A19
2
A17
A8
3
A7
A9
4
A6
A10
5
A5
A11
6
A4
A12
7
A3
A13
8
A2
A14
9
A1
A15
10
11
12
13
14
15
16
17
18
19
20
21
22
A0
A16
/CE
WORD, /BYTE
GND
O15, A−1
O7
GND
/OE or OE or DC
O0
O8
O14
O6
O1
O9
O13
O5
O2
O10
O3
O12
O4
O11
V
CC
A0 to A21
: Address inputs
O0 to O7, O8 to O14 : Data outputs
O15, A−1
: Data output 15 (WORD mode),
LSB Address input (BYTE mode)
: Mode select input
: Chip Enable input
: Output Enable input
: Supply voltage
WORD, /BYTE
/CE
/OE or OE
VCC
GND
: Ground
DC
: Don’t Care
Remark Refer to Package Drawings for the 1-pin index mark.
5
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Input / Output Pin Functions
Pin name
WORD, /BYTE
Input / Output
Function
Input
The pin for switching WORD mode and BYTE mode.
High level : WORD mode (4M-word by 16-bit)
Low level : BYTE mode (8M-word by 8-bit)
A0 to A21
Input
Address input pins.
(Address inputs)
A0 to A21 are used differently in the WORD mode and the BYTE mode.
WORD mode (4M-word by 16-bit)
A0 to A21 are used as 22 bits address signals.
BYTE mode (8M-word by 8-bit)
A0 to A21 are used as the upper 22 bits of total 23 bits of address signal.
(The least significant bit (A−1) is combined to O15.)
O0 to O7, O8 to O14
(Data outputs)
Output
Data output pins.
O0 to O7, O8 to O14 are used differently in the WORD mode and the BYTE
mode.
WORD mode (4M-word by 16-bit)
The lower 15 bits of 16 bits data outputs to O0 to O14.
(The most significant bit (O15) combined to A−1.)
BYTE mode (8M-word by 8-bit)
8 bits data outputs to O0 to O7 and also O8 to O14 are high impedance.
O15, A−1
(Data output 15,
Output, Input
O15, A−1 are used differently in the WORD mode and the BYTE mode.
WORD mode (4M-word by 16-bit)
LSB Address input)
The most significant output data bus (O15).
BYTE mode (8M-word by 8-bit)
The least significant address bus (A−1).
/CE
(Chip Enable)
Input
Input
Chip activating signal.
When the OE is active, output states are following.
High level: High-Z
Low level : Data out
/OE or OE or DC
(Output Enable, Don't Care)
Output enable signal. The active level of OE is mask option. The active level of
OE can be selected from high active, low active and Don’t care at order.
VCC
–
–
–
Supply voltage
GND
NC
Ground
Not internally connected (The signal can be connected).
6
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Block Diagram
O8
O9
O10 O11 O12 O13 O14 O15, A−1
O2
O3 O4
O5 O6 O7
O0
O1
A0
A1
A2
A3
A4
A5
Output Buffer
Y-Selector
WORD, /BYTE
/OE or OE or DC
A6
A7
A8
A9
Memory Cell Matrix
A10
A11
A12
A13
A14
A15
A16
A17
4,194,304 words by 16 bits /
8,388,608 words by 8 bits
/CE
A18
A19
A20
A21
7
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Mask Option
The active levels of output enable pin (/OE or OE or DC) are mask programmable and optional, and can be selected
from among "0" "1" "×" shown in the table below.
Option
/OE or OE or DC
OE active level
0
1
×
/OE
OE
DC
L
H
Don’t care
Operation modes for each option are shown in the tables below.
Operation mode (Option : 0)
/CE
L
/OE
L
Mode
Active
Output state
Data out
High-Z
H
H
H or L
Standby
High-Z
Operation mode (Option : 1)
/CE
L
OE
L
Mode
Active
Output state
High-Z
H
Data out
High-Z
H
H or L
Standby
Operation mode (Option : ×)
/CE
DC
Mode
Active
Output state
Data out
High-Z
L
H or L
H or L
H
Standby
Remark L : Low level input
H : High level input
8
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Electrical Specifications
Absolute Maximum Ratings
Parameter
Supply voltage
Symbol
VCC
VI
Condition
Rating
Unit
V
–0.3 to +4.6
Input voltage
–0.3 to VCC + 0.3
–0.3 to VCC + 0.3
–10 to +70
V
Output voltage
VO
V
Operating ambient temperature
Storage temperature
TA
°C
°C
Tstg
–65 to +150
Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
Capacitance (TA = 25 °C)
Parameter
Input capacitance
Output capacitance
Symbol
CI
Test condition
MIN.
TYP.
MAX.
10
Unit
pF
f = 1 MHz
CO
12
pF
DC Characteristics (TA = −10 to +70 °C, VCC = 2.7 to 3.6 V)
Parameter
Symbol
VIH
Test condition
MIN.
2.0
TYP.
MAX.
VCC + 0.3
+0.5
Unit
V
High level input voltage
Low level input voltage
VIL
VCC = 3.0 V ± 0.3 V
VCC = 3.3 V ± 0.3 V
IOH = –100 μA
–0.3
–0.3
2.4
V
+0.8
High level output voltage
Low level output voltage
Input leakage current
Output leakage current
Power supply current
VOH
VOL
ILI
V
V
IOL = 2.1 mA
0.4
+10
+10
VI = 0 V to VCC
–10
–10
μA
μA
ILO
VO = 0 V to VCC, Chip deselected
/CE = VIL μPD23C64040JL
ICC1
(Active mode), VCC = 3.0 V ± 0.3 V
IO = 0 mA
TSOP (I)
SOP
40
35
55
50
mA
VCC = 3.3 V ± 0.3 V
TSOP (I)
SOP
μPD23C64080JL
VCC = 3.0 V ± 0.3 V
TSOP (I)
SOP
60
50
75
65
30
mA
VCC = 3.3 V ± 0.3 V
TSOP (I)
SOP
Standby current
ICC3
/CE = VCC – 0.2 V (Standby mode)
μA
9
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
AC Characteristics (TA = −10 to +70 °C, VCC = 2.7 to 3.6 V)
Parameter
Symbol
Test condition
VCC = 3.0 V ± 0.3 V
VCC = 3.3 V ± 0.3 V
Unit
ns
MIN. TYP. MAX. MIN.
TYP. MAX.
Address access time
tACC
TSOP (I)
SOP
100
120
25
90
100
25
Page access time
tPAC
tSKEW
tCE
ns
ns
ns
Address skew time
Chip enable access time
Note
10
10
TSOP (I)
SOP
100
120
25
90
100
25
Output enable access time
Output hold time
tOE
tOH
tDF
tWB
ns
ns
ns
ns
0
0
0
0
Output disable time
25
25
90
WORD, /BYTE access time
TSOP (I)
SOP
100
120
100
Note tSKEW indicates the following three types of time depending on the condition.
1) When switching /CE from high level to low level, tSKEW is the time from the /CE low level input point until the
next address is determined.
2) When switching /CE from low level to high level, tSKEW is the time from the address change start point to the
/CE high level input point.
3) When /CE is fixed to low level, tSKEW is the time from the address change start point until the next address is
determined.
Since specs are defined for tSKEW only when /CE is active, tSKEW is not subject to limitations when /CE is
switched from high level to low level following address determination, or when the address is changed after /CE
is switched from low level to high level.
Remark tDF is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to
high impedance state output.
AC Test Conditions
Input waveform (Rise / Fall Time ≤ 5 ns)
1.4 V
Test points
1.4 V
Output waveform
1.4 V
Test points
1.4 V
Output load
1 TTL + 100 pF
10
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Cautions on power application
To ensure normal operation, always apply power using /CE following the procedure shown below.
1) Input a high level to /CE during and after power application.
2) Hold the high level input to /CE for 200 ns or longer (wait time).
3) Start normal operation after the wait time has elapsed.
Power Application Timing Chart 1 (When /CE is made high at power application)
Wait time
Normal operation
/CE (Input)
200 ns or longer
V
CC
Power Application Timing Chart 2 (When /CE is made high after power application)
Wait time
Normal operation
/CE (Input)
200 ns or longer
V
CC
Caution Other signals can be either high or low during the wait time.
11
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Read Cycle Timing Chart 1
t
SKEW
t
SKEW
tSKEW
A0 to A21,
(Input)
A−1 Note1
t
ACC
t
ACC
tACC
/CE (Input)
Note2
Note2
tDF
t
CE
t
DF
/OE or OE (Input)
t
OE
t
OH
t
OH
tOH
High-Z
High-Z
O0 to O7,
(Input)
Data out
Data out
Data out
O8 to O15 Note3
Notes 1. During WORD mode, A−1 is O15.
2. tDF is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to
high impedance state output.
3. During BYTE mode, O8 to O14 are high impedance and O15 is A−1.
12
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Read Cycle Timing Chart 2 (Page Access Mode)
Upper addressNote 1
(Input)
A2 to A21
A3 to A21
t
ACC
/CE (Input)
t
CE
/OE or OE (Input)
t
OE
Page addressNote 1
A−1Note 2, A0, A1
(Input)
A−1Note 2, A0, A1, A2
Note 5
Note 5
PAC
Note 3
DF
tPAC
t
t
t
OH
t
OH
t
OH
High-Z
High-Z
O0 to O7,
(Output)
Data Out
Data Out
Data Out
O8 to O15Note 4
Notes 1. The address differs depending on the product as follows.
Part Number
μPD23C64040JL
μPD23C64080JL
Upper address
A2 to A21
Page address
A–1, A0, A1
A3 to A21
A–1, A0, A1, A2
2. During WORD mode, A–1 is O15.
3. tDF is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to
high impedance state output.
4. During BYTE mode, O8 to O14 are high impedance and O15 is A–1.
5. The definition of page access time is as follows.
[ μPD23C64040JL ]
Page access time
Upper address (A2 to A21)
inputs condition
/CE input condition
/OE or OE input condition
tPAC
Before tACC – tPAC
Before tCE – tPAC
Before stabilizing of page
address (A–1, A0, A1)
[ μPD23C64080JL ]
Page access time
Upper address (A3 to A21)
inputs condition
/CE input condition
Before tCE – tPAC
/OE or OE input condition
tPAC
Before tACC – tPAC
Before stabilizing of page
address (A–1, A0, A1, A2)
13
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
WORD, /BYTE Switch Timing Chart
High-Z
High-Z
A−1 (Input)
(Input)
WORD, /BYTE
t
OH
t
ACC
t
OH
tWB
O0 to O7 (Output)
O8 to O15 (Output)
Data Out
Data Out
Data Out
Data Out
t
DF
High-Z
Data Out
Remark Chip Enable (/CE) and Output Enable (/OE or OE) : Active.
14
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Package Drawings
48-PIN PLASTIC TSOP(I) (12x18)
detail of lead end
F
1
48
G
R
Q
L
S
24
25
E
P
I
A
J
C
S
B
M
M
D
N
S
K
NOTES
ITEM MILLIMETERS
1. Each lead centerline is located within 0.10 mm of
its true position (T.P.) at maximum material condition.
A
B
C
D
E
F
G
I
12.0 0.1
0.45 MAX.
0.5 (T.P.)
0.22 0.05
0.1 0.05
1.2 MAX.
1.0 0.05
16.4 0.1
0.8 0.2
0.145 0.05
0.5
2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)
J
K
L
M
N
P
0.10
0.10
18.0 0.2
+5°
3°
Q
−3°
R
S
0.25
0.60 0.15
S48GY-50-MJH1-1
15
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
48-PIN PLASTIC TSOP(I) (12x18)
detail of lead end
1
48
E
S
L
Q
R
G
F
24
25
S
K
N
S
M
A
D
M
B
C
I
J
P
NOTES
1. Each lead centerline is located within 0.10 mm of
its true position (T.P.) at maximum material condition.
ITEM MILLIMETERS
A
B
C
D
E
F
G
I
12.0 0.1
0.45 MAX.
0.5 (T.P.)
0.22 0.05
0.1 0.05
1.2 MAX.
1.0 0.05
16.4 0.1
0.8 0.2
0.145 0.05
0.5
2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)
J
K
L
M
N
P
0.10
0.10
18.0 0.2
+5°
3°
Q
−3°
R
S
0.25
0.60 0.15
S48GY-50-MKH1-1
16
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
44-PIN PLASTIC SOP (15.24 mm (600))
44
23
detail of lead end
P
1
22
A
H
F
I
J
G
S
B
C
N
S
L
K
D
M
M
E
NOTE
ITEM MILLIMETERS
Each lead centerline is located within 0.12 mm of
its true position (T.P.) at maximum material condition.
+0.4
27.83
A
−0.05
B
C
0.78 MAX.
1.27 (T.P.)
+0.08
0.42
D
−0.07
E
F
G
H
I
0.15 0.1
3.0 MAX.
2.7 0.05
16.04 0.3
13.24 0.1
1.4 0.2
J
+0.08
0.22
K
−0.07
L
M
N
0.8 0.2
0.12
0.10
+7°
3°
P
−3°
P44GX-50-600A-4
17
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Recommended Soldering Conditions
Please consult with our sales offices for soldering conditions of the μPD23C64040JL, 23C64080JL.
Types of Surface Mount Device
μPD23C64040JLGY-xxx-MJH : 48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
μPD23C64040JLGY-xxx-MKH : 48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
μPD23C64040JLGX-xxx
: 44-pin PLASTIC SOP (15.24 mm (600))
μPD23C64080JLGY-xxx-MJH : 48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
μPD23C64080JLGY-xxx-MKH : 48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
μPD23C64080JLGX-xxx
: 44-pin PLASTIC SOP (15.24 mm (600))
μPD23C64040JLGY-xxx-MJH-A : 48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
μPD23C64040JLGY-xxx-MKH-A: 48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
<R>
<R>
<R>
<R>
<R>
<R>
μPD23C64040JLGX-xxx-A
: 44-pin PLASTIC SOP (15.24 mm (600))
μPD23C64080JLGY-xxx-MJH-A : 48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)
μPD23C64080JLGY-xxx-MKH-A: 48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)
μPD23C64080JLGX-xxx-A
: 44-pin PLASTIC SOP (15.24 mm (600))
18
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
Revision History
Edition/
Page
Previous
Type of
revision
Location
Description
Date
This
(Previous edition → This edition)
edition
p.2
edition
p.2
4th edition/
Feb. 2006
Addition
Addition
Addition
Ordering Information
Pin Configuration
Recommended Soldering
Conditions
Lead-free products have been added
Lead-free products have been added
Lead-free products have been added
pp.3-5
p.18
pp.3-5
p.18
19
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
[MEMO]
20
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
[MEMO]
21
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
[MEMO]
22
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
NOTES FOR CMOS DEVICES
1
VOLTAGE APPLICATION WAVEFORM AT INPUT PIN
Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the
CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may
malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed,
and also in the transition period when the input level passes through the area between VIL (MAX) and
VIH (MIN).
HANDLING OF UNUSED INPUT PINS
2
Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is
possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS
devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed
high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND
via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must
be judged separately for each device and according to related specifications governing the device.
3
PRECAUTION AGAINST ESD
A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and
ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as
much as possible, and quickly dissipate it when it has occurred. Environmental control must be
adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that
easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static
container, static shielding bag or conductive material. All test and measurement tools including work
benches and floors should be grounded. The operator should be grounded using a wrist strap.
Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for
PW boards with mounted semiconductor devices.
4
STATUS BEFORE INITIALIZATION
Power-on does not necessarily define the initial status of a MOS device. Immediately after the power
source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does
not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the
reset signal is received. A reset operation must be executed immediately after power-on for devices
with reset functions.
5
POWER ON/OFF SEQUENCE
In the case of a device that uses different power supplies for the internal operation and external
interface, as a rule, switch on the external power supply after switching on the internal power supply.
When switching the power supply off, as a rule, switch off the external power supply and then the
internal power supply. Use of the reverse power on/off sequences may result in the application of an
overvoltage to the internal elements of the device, causing malfunction and degradation of internal
elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related
specifications governing the device.
6
INPUT OF SIGNAL DURING POWER OFF STATE
Do not input signals or an I/O pull-up power supply while the device is not powered. The current
injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and
the abnormal current that passes in the device at this time may cause degradation of internal elements.
Input of signals during the power off state must be judged separately for each device and according to
related specifications governing the device.
23
Data Sheet M16065EJ4V0DS
μPD23C64040JL, 23C64080JL
These commodities, technology or software, must be exported in accordance
with the export administration regulations of the exporting country.
Diversion contrary to the law of that country is prohibited.
•
The information in this document is current as of February, 2006. The information is subject to
change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
all products and/or types are available in every country. Please check with an NEC Electronics sales
representative for availability and additional information.
• No part of this document may be copied or reproduced in any form or by any means without the prior
written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
appear in this document.
•
NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
property rights of third parties by or arising from the use of NEC Electronics products listed in this document
or any other liability arising from the use of such products. No license, express, implied or otherwise, is
granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
Descriptions of circuits, software and other related information in this document are provided for illustrative
purposes in semiconductor product operation and application examples. The incorporation of these
circuits, software and information in the design of a customer's equipment shall be done under the full
responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
customers or third parties arising from the use of these circuits, software and information.
•
• While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products,
customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To
minimize risks of damage to property or injury (including death) to persons arising from defects in NEC
Electronics products, customers must incorporate sufficient safety measures in their design, such as
redundancy, fire-containment and anti-failure features.
• NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
"Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-
designated "quality assurance program" for a specific application. The recommended applications of an NEC
Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of
each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio
and visual equipment, home electronic appliances, machine tools, personal electronic equipment
and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed
for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life
support systems and medical equipment for life support, etc.
The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC
Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications
not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to
determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its
majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as
defined above).
M8E 02. 11-1
相关型号：
UPD23C64040JLGY-XXX-MKH-A
MASK ROM, 4MX16, 100ns, MOS, PDSO48, 12 X 18 MM, LEAD FREE, PLASTIC, TSOP1-48
NEC
UPD23C64080JL
64M-BIT MASK-PROGRAMMABLE ROM 8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE) PAGE ACCESS MODE
NEC
UPD23C64080JLGX-XXX
64M-BIT MASK-PROGRAMMABLE ROM 8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE) PAGE ACCESS MODE
NEC
UPD23C64080JLGY-XXX-MJH
64M-BIT MASK-PROGRAMMABLE ROM 8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE) PAGE ACCESS MODE
NEC
UPD23C64080JLGY-XXX-MKH
64M-BIT MASK-PROGRAMMABLE ROM 8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE) PAGE ACCESS MODE
NEC
UPD23C64080JLGY-XXX-MKH-A
4MX16 MASK PROM, 100ns, PDSO48, 12 X 18 MM, LEAD FREE, PLASTIC, TSOP1-48
RENESAS
UPD23C64300
64M-BIT MASK-PROGRAMMABLE ROM 8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE)
NEC
©2020 ICPDF网 联系我们和版权申明