UPD4991AGS-A [RENESAS]
UPD4991AGS-A;
| 型号： | UPD4991AGS-A |
| 厂家： | 
RENESAS TECHNOLOGY CORP |
| 描述： | UPD4991AGS-A 时钟 双倍数据速率 光电二极管 外围集成电路 |
| 文件： | 总34页 (文件大小：261K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
To our customers,
Old Company Name in Catalogs and Other Documents
On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1st, 2010
Renesas Electronics Corporation
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice
1.
2.
All information included in this document is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
of Renesas Electronics or others.
3.
4.
You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of
semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,
and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by
you or third parties arising from the use of these circuits, software, or information.
5.
When exporting the products or technology described in this document, you should comply with the applicable export control
laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas
Electronics products or the technology described in this document for any purpose relating to military applications or use by
the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and
technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited
under any applicable domestic or foreign laws or regulations.
6.
7.
Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
incurred by you resulting from errors in or omissions from the information included herein.
Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and
“Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as
indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular
application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior
written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way
liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an
application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written
consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise
expressly specified in a Renesas Electronics data sheets or data books, etc.
“Standard”:
Computers; office equipment; communications equipment; test and measurement equipment; audio and visual
equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-
crime systems; safety equipment; and medical equipment not specifically designed for life support.
“Specific”:
Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or
systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare
intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8.
9.
You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,
especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or
damages arising out of the use of Renesas Electronics products beyond such specified ranges.
Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have
specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,
Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to
guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a
Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire
control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because
the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system
manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental
compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable
laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS
Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with
applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas
Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-
owned subsidiaries.
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD4991A
4-BIT PARALLEL I/O CALENDAR CLOCK
The µPD4991A is a CMOS integrated circuit that has the ability to input/output 4-bit parallel time data and calendar
data to/from a microcomputer and includes an alarm function.
Its reference oscillation frequency is 32.768 kHz. Hour, minute, second, year, month, day, and date data is stored
internally.
The µPD4991A consumes 30 % less power than the µPD4991.
FEATURES:
•
•
•
•
•
•
•
•
•
Time (hour, minute, and second) and calendar (leap year, year, month, day, and date) counters
Leap year can be automatically identified or set
12- and 24-hour modes selectable
4-bit parallel input/output in BCD data format
Alarm function (hour, minute, second, month, day, date)
One of 0.1, 1.0, 10, 30, and 60-s interval timer outputs selectable
One of 2048, 1024, 64, 16, 1 Hz, 1-pulse output, and H→L output selectable as alarm coincidence output
Upward compatible with µPD4991
Low power consumption: 2 µA typ. (VDD = 2.4 V)
ORDERING INFORMATION:
Part Number
Package
µPD4991ACX
µPD4991AGS
18-pin plastic DIP (300 mil)
20-pin plastic SOP (300 mil)
Document No. IC-3309 (1st edition)
(O.D. No. IC-7892A)
Date Published March 1997 P
Printed in Japan
1993
©
µPD4991A
PIN CONFIGURATION (Top View)
CS
1
1
2
3
4
5
6
7
8
9
20 VDD
19 XIN
CS
TP
TP
A
1
1
2
0
1
2
3
1
2
3
4
5
6
7
8
9
18 VDD
17 XIN
TP
TP
A
1
2
0
18 XOUT
16 XOUT
17 CS
16 D
15 NC
2
15 CS
2
NC
3
A
14 D
13 D
12 D
11 D
3
2
1
0
A1
A2
A3
A
14 D
13 D
12 D
2
1
0
A
OE
OE
V
SS
10 WE
V
SS 10
11 WE
µ
PD4991ACX
µPD4991AGS
2
µPD4991A
BLOCK DIAGRAM
D E C O D E R
A D D R E S S
D A T A B U S
C O N T R O L L E R
D A T A B U S
C O N T R O L L E R
A D D R E S S B U S
3
µPD4991A
PIN FUNCTION
•
WE..................... Write control pin (input).
The contents of the data bus are written to an address specified by the address bus at the
rising edge of WE.
•
•
•
•
•
•
•
•
OE ..................... Read control pin (input).
While OE = “L” level, the contents specified by the address bus are read to the data bus.
A3 to A0 .............. Address bus pins (input).
These pins specify an internal address of the µPD4991A.
D3 to D0 ............. Data bus pin (I/O).
These pins constitute a bidirectional bus.
CS1, CS2 ........... Chip select pins (input).
When CS1 = “L” and CS2 = “H”, data can be transferred between the µPD4991A and the CPU.
TP1 .................... Timing pulse pin (output) (N-ch open-drain).
Outputs an alarm coincidence signal.
TP2 .................... Timing pulse pin (output) (N-ch open-drain).
Outputs an interval timer signal.
XIN ...................... Crystal oscillation signal pin (input).
Inverter input for oscillation.
XOUT ................... Crystal oscillation signal pin (output).
Inverter output for oscillation.
•
•
VDD ..................... Positive power supply pin.
VSS ..................... GND pin.
4
µPD4991A
ABSOLUTE MAXIMUM RATINGS (VSS = 0 V)
PARAMETER
Supply Voltage
SYMBOL
VPP
RATINGS
–0.3 ~ 7.0
–0.3 ~ VPP + 0.3
7.0
UNIT
V
V
V
Input Voltage Range
VIN
Output Pin Breakdown Voltage
VOUT
Low-Level Output Current
(N-ch open-drain)
IOUT
30
mA
Operating Ambient Temperature
Storage Temperature
Topt
Tstg
–40 ~ +85
°C
°C
–65 ~ +125
ELECTRICAL CHARACTERISTICS
(VSS = 0 V, f = 32.768 kHz, CG = CD = 20 pF, Ci = 20 kΩ, Ta = –40 to +85 °C)
PARAMETER
Operating Voltage Range
High-level Input Voltage
Low-level Input Voltage
SYMBOL MIN.
TYP. MAX. UNIT
CONDITIONS
VDD
VIH
2.0
0.7 VDD
VSS
5.5
VDD
V
V
VIL
0.3 VDD
14
V
Current Consumption *
IDD
5
2
µA
µA
µA
µA
µA
V
VDD = 3.6 V, VIN = VSS, Ta = –40 ~ +70 °C
VDD = 3.0 V, VIN = VSS, Ta = –40 ~ +70 °C
VDD = 2.4 V, VIN = VSS, Ta = –40 ~ +70 °C
VDD = 5.5 V, VIN = VDD
Current Consumption *
IDD
10
Current Consumption *
IDD
6
High-Level Input Leakage Current
Low-Level Input Leakage Current
High-Level Output Voltage
Low-Level Output Voltage
Low-Level Output Voltage
High-Level Leakage Current
ILIH
+1.0
–1.0
ILIL
VDD = 5.5 V, VIN = VSS
VOH
VOL1
VOL2
ILOH
2.4
IOH = –1.0 mA
0.4
0.4
1.0
V
IOL = 2.0 mA
V
IOL = 1.0 mA (Nch Open Drain)
TPout = VDD (Nch Open Drain)
µA
* If VIN pins are not VSS, Current Consumption increase in value.
AC CHARACTERISTICS
Write cycle (Unless otherwise specified, VDD = 5 V ± 10 %, Ta = –40 to +85 °C)
PARAMETER
SYMBOL MIN.
TYP. MAX. UNIT
CONDITIONS
Cycle Time
tWC
tCW
tAW
tAS
150
120
120
0
CS-WE Reset Time
Address-WE Reset Time
Address-WE Setup Time
Write Pulse Width
tWP
tWR
tDW
tDH
90
20
50
0
ns
Address Hold Time
Input Data Setup Time
Input Data Hold Time
WE-Output Floating Time
tWHZ
50
5
µPD4991A
Write Cycle (VDD = 2.7 to 3.6 V, Ta = –40 to +85 °C)
PARAMETER
SYMBOL MIN.
TYP. MAX. UNIT
CONDITIONS
Cycle Time
tWC
tCW
tAW
tAS
210
170
170
0
CS-WE Reset Time
Address-WE Reset Time
Address-WE Setup Time
Write Pulse Width
tWP
tWR
tDW
tDH
30
ns
Address Hold Time
20
Input Data Setup Time
Input Data Hold Time
WE-Output Floating Time
100
0
tWHZ
70
6
µPD4991A
Write cycle timing 1
t
WC
ADDRESS
OE
t
AW
t
CW
CS
t
AS
t
WP
t
WR
WE
t
OHZ
DOUT
t
DW
t
DH
DIN
Write cycle timing 2 (OE = VIL)
t
WC
ADDRESS
CS
t
AW
t
CW
t
AS
t
WP
t
WR
WE
t
WHZ
t
OW
DOUT
t
DW
t
DH
DIN
7
µPD4991A
READ CYCLE (Unless otherwise specified, VDD = 5 V ± 10 %, Ta = –40 to +85 °C)
PARAMETER
SYMBOL MIN.
TYP. MAX. UNIT
CONDITIONS
Cycle Time
tRC
tAA
150
Address Access Time
CS-Access Time
150
150
75
tACS
tOE
OE-Output Delay Time
OE-Output Delay Time
OE-Output Delay Time
Output Hold Time
tOLZ
tOHZ
tOH
5
ns
50
15
0
CS-Output Set Time
CS-Output Floating Time
tCLZ
tCHZ
5
Read Cycle (VDD = 2.7 to 3.6 V, Ta = –40 to +85 °C)
PARAMETER
SYMBOL MIN.
TYP. MAX. UNIT
CONDITIONS
Cycle Time
tRC
tAA
210
Address Access Time
CS-Access Time
210
210
110
ns
tACS
tOE
OE-Output Delay Time
OE-Output Delay Time
OE-Output Delay Time
Output Hold Time
tOLZ
tOHZ
tOH
10
70
20
15
10
CS-Output Setup Time
CS-Output Floating Time
tCLZ
tCHZ
8
µPD4991A
Read cycle timing 1
CS
t
RC
ADDRESS
OE
t
AA
t
OH
t
OE
DOUT
Output Data
t
OLZ
Read cycle timing 2
ADDRESS
t
RC
CS
OE
t
CHZ
t
ACS
t
CLZ
t
OHZ
DOUT
Output Data
9
µPD4991A
FUNCTION SPECIFICATIONS
•
•
•
Reference frequency (X’tal OSC) ........... 32.768 kHz
Data format .............................................. BCD format
Data function
Year, month, day, date, hour, minute, and second counters
Leap year and months are automatically identified.
Leap year is identified every 4 years and can be set to any year.
Year is set in 2 digits.
Hour can be displayed in 12- or 24-hour mode.
Data input/output (D3, D2, D1, D0)
•
•
4-bit parallel input/output format
Data is written by WE signal and read by OE signal.
Function mode selection
With ADDRESS = “FH” (A3, A2, A1, A0 = 1, 1, 1, 1), a mode is selected by DATA (D3, D2, D1, D0) input, and set
by input of WE signal.
A function is selected by ADDRESS input.
•
Timing pulse outputs (TP1, TP2)
TP1 ... Alarm coincidence signal.
One of the following is selectable:
2048 Hz
1024 Hz
64 Hz
16 Hz
1 Hz
1 pulse output (H → L)
TP2 ... Interval timer signal output.
One of the following is selectable:
60 s
30 s
10 s
1 s
0.1 s
•
Chip select (CS1, CS2)
When CS1 = “H” or CS2 = “L,” all inputs except XIN are disabled (non-select).
When CS1 = “L” and CS2 = “H,” all inputs are selected.
10
µPD4991A
FUNCTION OUTLINE
•
The µPD4991A has the following three modes:
1
2
3
BASIC TIME MODE
In this mode, data can be written and read between the timer counter and the CPU. Moreover, control
registers 1 and 2 can be specified by a command*.
ALARM SET & TP1 CONTROL MODE
In this mode, data is set to the alarm register, the function of TP1 is set, and control registers 1 and 2 are
specified by a command*.
ALARM SET & TP2 CONTROL MODE
In this mode, data is set to the alarm register, the function of TP2 is set, the 12- or 24-hour mode is selected,
leap year identification function is set, and control registers 1 and 2 are specified by a command*.
* Control registers 1 and 2 are commonly used in all the modes.
To select a mode, write mode data to ADDRESS = “FH.” Once a mode has been set, it is retained until a new
mode is set.
Table 1 shows the correspondence between modes and mode data.
11
µPD4991A
Table 1 Correspondence between Mode Data and Modes
ADDRESS = (1, 1, 1, 1)
DATA
MSB
FUNCTION
LSB
0
0
0
0
1
*
*
*
*
*
0
0
1
1
*
0
1
0
1
*
BASIC TIME MODE
ALARM SET & TP1 CONTROL MODE
ALARM SET & TP2 CONTROL MODE
BASIC TIME MODE
Inhibited
* Irrelevant. This bit is ignored.
Note: The difference between mode (0, *, 0, 0) and mode (0, *, 1, 1) is that stages
10 to 15 of the 15-stage divider circuit are reset in the former mode when
the division stage reset command (±30 ADJ. RESET) is executed, and all
the stages of the divider circuit are reset in the latter mode.
Other commands are commonly used in both modes.
12
µPD4991A
MODE DESCRIPTION
1. BASIC TIME MODE (MODE = 0 * 0 0 B)
•
•
•
Thirteen types of counters are provided: 10-year, 1-year, 10-month, 1-month, 10-day, 1-day, date, 10-hour, 1-
hour, 10-minute, 1-minute, 10-second, and 1-second.
Date codes are 00H through 06H (0000 through 0110B).
(Correspondence between dates and date codes can be freely specified by the user.)
If leap year identification function is not used, the last day of February is always the 28th.
The addresses corresponding to the respective digits are shown in Table 2 Address Correspondence 1.
Specificationsofcontrolregisters1and2arecommonlyappliedtoeachmode. Tables3and4showcorrespondences
of data 1 and 2. Refer to these data correspondence tables when setting other modes.
Table 2 Address Correspondence 1
BASIC TIME MODE (MODE = 0, *, 0, 0)
DATA
FUNCTION
MSB
LSB
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
1-second digit
10-second digit
1-minute digit
10-minute digit
1-hour digit
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W/O
R/W
W/O
0
1
0
0
0
1
0
0
0
1
10-hour digit
0
0
Date digit
0
1
1-day digit
1
0
10-day digit
1
1
1-month digit
1
0
10-month digit
1-year digit
1
1
1
0
10-year digit
1
1
CONTROL REGISTER 1
CONTROL REGISTER 2
MODE REGISTER
1
0
1
1
R/W : READ AND WRITE
W/O : WRITE ONLY
Note The second most-significant bit of the data for the 10-hour digit serves as
an AM/PM flag in the 12-hour mode (AM = 0/PM = 1).
13
µPD4991A
Table 3 Data Correspondence Table 1
CONTROL REGISTER1 (TIME COUNTER CONTROL)
ADDRESS = (1, 1, 0, 1)
D3
NOP
D2
RUN
D1
NOP
D0
W/O
0
1
NOP
CLOCK WAIT*4
CLOCK STOP*3
ADJUST (+/–)30 s*1
RESET*2
*1. ADJUST (+/–)30 s
Second digit 00 to 29 → 00 (second)
30 to 59 → 00 (second) + 1 (minute)
The BUSY flag remains set until a carry occurs.
In MODE (0, *, 0, 0), stages 10 to 15 of the 15-stage divider are reset.
In MODE (0, *, 1, 1), all the stages of the 15-stage divider are reset.
*2. RESET
In MODE (0, *, 0, 0), stages 10 to 15 of the 15-stage divider are reset.
In MODE (0, *, 1, 1), all the stages of the 15-stage divider are reset.
*3. CLOCK STOP
This command is used to write time.
To set time, execute the CLOCK RESET command and then the CLOCK STOP command. Then write
the time data. If the data is written without the clock stopped, the correct value may not be set.
*4. CLOCK WAIT
This command is used to read time.
When 1 is written to this bit, the clock is stopped. If the CLOCK RUN command is executed within 0.5
second, no delay in respect to the actual time occurs.
Table 4 Data Correspondence Table 2
CONTROL REGISTER2 (TP1/TP2 CONTROL)
ADDRESS = (1, 1, 1, 0)
D3
D2
D1
Alarm coincidence
forced output flag
0: RESET
D0
ALARM setting
Output status
0
(TP1)
0: ENABLE
1: DISABLE
INTERVAL CLOCK
0: RUN
0: ENABLE
1: DISABLE
Output status
0: ENABLE
1: DISABLE
Interval flag
0: OFF
W/O
1: SET
INTERVAL COUNTER
0: NOP
1
(TP2)
1: CLK STOP
BUSY flag
1: RESET
Alarm coincidence flag
0: OFF
R/O
*
0: OFF
1: ON
1: ON
1: ON
*: Don’t Care
R/O : READ ONLY
W/O : WRITE ONLY
14
µPD4991A
2. ALARM SET & TP1 CONTROL MODE (MODE = 0 * 0 1)
ALARM SET & TP2 CONTROL MODE (MODE = 0 * 1 0)
(1) Setting time to alarm register
The alarm register consists of a total of 44 bits with 4 bits each of 10-month digit, 1-month digit, 10-day digit,
1-day digit, date digit, 10-hour digit, 1-hour digit, 10-minute digit, 1-minute digit, 10-second digit, and 1-
second digit.
•
Manipulating alarm register
When “FH” is set to a certain digit of the alarm register, the digit is regarded as indicating an alarm
coincidence, which occurs when the value of the alarm register coincides with the contents of the time
counter, regardless of the data of the time counter.
If “FH” is set to all the digits, alarm coincidence occurs regardless of the data of the time counter. The
addresses corresponding to the respective digits are shown in Table 5 Address Correspondence Table
2.
Tables 6 and 7 Data Correspondence Tables 3 and 4 show the function control of TP1/TP2.
Example: An alarm coincidence occurs for 1 second at 54 minutes 32 seconds of every hour.
Digit
10-month 1-month 10-day
1-day
Date
10-hour 1-hour 10-minute 1-minute 10-second 1-second
Code
FH
FH
FH
FH
FH
FH
FH
5H
4H
3H
2H
Example: An alarm coincidence occurs at 10 to 19 minites of every hour.
Digit
10-month 1-month 10-day
1-day
Date
10-hour 1-hour 10-minute 1-minute 10-second 1-second
Code
FH
FH
FH
FH
FH
FH
FH
1H
FH
FH
FH
15
µPD4991A
Table 5 Address Correspondence Table 2
ALARM SET & TP1 CONTROL MODE (MODE = 0, *, 0, 1)
ALARM SET & TP2 CONTROL MODE (MODE = 0, *, 1, 0)
ADDRESS
FUNCTION
MSB
LSB
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1-second digit
10-second digit
1-minute digit
10-minute digit
1-hour digit
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W/O
R/W
W/O
R/W
W/O
0
1
0
0
0
1
0
0
0
1
10-hour digit
0
0
Date digit
0
1
1-day digit
1
0
10-day digit
1
1
1-month digit
1
0
10-month digit
TP1/TP2 FUNCTION CONTROL*1
1
1
*2
.
1
0
Leap year/12 24 HOUR SELECT
1
1
CONTROL REGISTER1
CONTROL REGISTER2
MODE REGISTER
1
0
1
1
*: Don’t Care. This bit is ignored.
R/W : READ AND WRITE
W/O : WRITE ONLY
*1. TP1 FUNCTION CONTROL is performed in MODE (0, *, 0, 1).
TP2 FUNCTION CONTROL is performed in MODE (0, *, 1, 0).
*2. The leap year counter is in MODE (0, *, 0, 1).
The 12/24 HOUR SELECT is in MODE (0, *, 1, 0).
16
µPD4991A
Table 6 Data Correspondence Table 3
TP1 FUNCTION CONTROL
(MODE = 0, *, 0, 1 ADDRESS = 1, 0, 1, 1)
DATA
FUNCTION
MSB
LSB
0
*
*
0
0
0
0
1
1
1
1
*
0
0
1
1
0
0
1
1
*
2048 Hz
1024 Hz
64 Hz
W/O
W/O
W/O
W/O
W/O
W/O
W/O
W/O
W/O
W/O
1
*
0
*
1
16 Hz
*
0
1 Hz
*
1
1-pulse output
“H” → “L”
BUSY
*
0
*
1
0
1
*
Alarm coincidence flag reset automatically
Alarm coincidence flag not reset automatically
*
*
*
W/O: WRITE ONLY
*: Don’t Care
Table 7 Data Correspondence Table 4
TP2 FUNCTION CONTROL
(MODE = 0, *, 1, 0 ADDRESS = 1, 0, 1, 1)
DATA
FUNCTION
MSB
LSB
*
*
0
0
0
0
1
1
*
0
0
1
1
0
1
*
0
1
0
1
0
1
*
0.1-s interval
1-s interval
10-s interval
30-s interval
60-s interval
BUSY
W/O
W/O
W/O
W/O
W/O
W/O
W/O
W/O
*
*
*
0
0
1
REPEAT
*
*
*
1 SHOT
W/O: WRITE ONLY
*: Don’t Care
17
µPD4991A
(2) Selecting 12-/24-hour mode
In the 12-hour mode, the second significant bit of the data for the 10-hour digit are used as an AM/PM flag.
AM = 00**
PM = 01**
Select the 12- or 24-hour mode before setting the time. Note that, if the mode is selected after the time has
been set, the data of the time counter is lost.
Table 8 Data Correspondence Table 5 shows how the 12- or 24-hour mode is selected.
Table 8 Data Correspondence Table 5
Leap year, 12-/24-hour mode selection
(MODE = 0, *, 1, 0 ADDRESS = 1, 1, 0, 0)
D3
D2
D1
*
D0
*
1: 24-hour mode
0: 12-hour mode
Leap Year
0: Valid
R/W
1: Invalid
*: Don’t Care
Example: In 12-hour mode
10-hour digit
1-hour digit
Hexadecimal
08H
AM 8
PM 8
→
→
0000
0100
0001
0101
1000
1000
0010
0010
48H
AM12 →
PM12 →
12H
52H
Notes on the use of the 12-hour mode
When writing AM12, write the lower digit and then the higher digit (i.e., write “2” to the 1-hour digit, and then
write “1” to the 10-hour digit); otherwise, PM12 may be set.
(3) Setting leap year counter
When a digit of year is written, the µPD4991A automatically sets the leap year counter.
Years are based on the Christian Era, and a leap year occurs every 4 years.
The user can directly write data to the leap year counter.
However, to do so, write the year counter first. If the leap year counter is written and then the year counter
is written, the leap year counter is automatically reset.
The leap year is identified when the value of the leap year counter is **00B.
The leap year counter can be set independently of the year counter.
The leap year counter is incremented in synchronization with the 1-year digit counter.
Table 9 Data Correspondence Table 6 shows how the leap year is identified.
18
µPD4991A
Table 9 Data Correspondence Table 6
Leap year counter
(MODE = 0, *, 0, 1, ADDRESS = 1, 1, 0, 0)
D3
*
D2
*
D1
D0
R/W
Leap year counter (leap year = 0, 0)
*: Don’t Care
Example
10-year
digit
1-year
digit
Leap year
counter
0 0 1 0
0 0 1 1
0 0 1 1
0 1 0 0
0 1 0 0
0 1 0 1
0 1 0 1
0 1 1 0
0 1 1 0
0 1 1 0
* * * *
* * 1 1
* * 0 0
* * 1 0
* * 0 0
Write 3 to 10-year digit
Write 6 to 1-year digit
Incremented
(Year 36 is a leap year
→ leap year counter = 00H)
Write 4 to 10-year digit
(Year 46 is not a leap year
.
Write **00B to the leap year counter
→ leap year counter = 00H)
.
3. TIMING PULSE
TP1
•
The signal output from the TP1 pin is the alarm coincidence signal. The output waveform is selected from 2048
Hz, 1024 Hz, 64 Hz, 16 Hz, 1 Hz, 1-pulse output, and “H” → “L”, depending on the contents set to the TP1
CONTROL REGISTER.
•
1-puse output
One pulse is output when the value of the alarm register coincides with the contents of the time counter.
Fig. 1 1-Pulse Output Waveform
30.5µ s
Alarm coincidence
19
µPD4991A
•
“H” → “L” output
The output signal of TP1 goes from “H” to “L” when the value of the alarm register coincides with the contents
of the time counter.
Fig. 2 “H” → “L” Output Waveform
Alarm coincidence
Alarm coincidence flag, auto RESET
•
When the value of the alarm register coincides with the contents of the time counter, a signal is output to the
TP1 pin.
This signal remains output until the value of the alarm register does not coincide with the time counter contents.
Fig. 3 TP1 Output Waveform (with AUTO RESET)
2048 Hz
1 Hz
T
Alarm coincidence
30.5µ s
1 pulse
Alarm coincidence
Alarm coincidence
T
"H" → "L"
20
µPD4991A
Fig. 4 TP1 Output Waveform (without AUTO RESET)
Without RESET of the alarm coincidence flag
2048 Hz
1 Hz
Alarm coincidence
Another alarm coincidence
µ s
30.5
1 pulse
Alarm coincidence
Alarm coincidence
Another alarm coincidence
Another alarm coincidence
"H" → "L"
Figs. 5 and 6 show examples of applications using TP1.
Fig. 5 TP1 Output Status (AUTO RESET mode)
TP
1
2048 Hz
1 Hz
Alarm
coincidence
flag set
ALARM ENABLE
Alarm coincidence flag reset
Output status enable
Output status
disabled
Alarm does not
coincide
Alarm coincidence
Alarm coincidence
flag set
Alarm does not
coincide
Alarm
coincidence
Alarm does not
coincide
Alarm coincidence
30.5 µs
1 pulse
"H" → "L"
Alarm
Alarm
Alarm
coincidence
flag ON
Alarm
coincidence
flag OFF
Alarm
coincidence
flag ON
coincidence coincidence
flag ON flag OFF
21
µPD4991A
Fig. 6 TP1 Output Status (without AUTO RESET)
TP
1
2048 Hz
1 Hz
ALARM ENABLE
Alarm coincidence flag reset
Output status enabled
Alarm does not
coincide
Alarm coincidence
flag set
Alarm does not
coincide
Output status
enabled
Alarm coincidence
flag reset
Output status
disabled
Alarm coincidence
Alarm coincidence
30.5µs
1 pulse
"H" → "L"
Alarm
coincidence
flag ON
Alarm
coincidence
flag OFF
Alarm
coincidence
flag ON
TP2 SET (MODE = 0 * 1 1 B)
The TP2 pin outputs an interval timer signal.
This signal is cyclically output.
The cycle at which the interval timer signal is output can be selected between 0.1 s, 1 s, 10 s, 30 s, and 60 s,
depending on the contents indicated by the TP2 CONTROL REGISTER. Note, however, that the 0.1-s cycle
does not last exactly for 0.1 second, but that five 0.1-s cycles are equivalent to one 0.5 second.
If ±30 s ADJ, RESET is executed in mode (0, *, 1, 1), an error occurs in the cycle.
Fig. 7 TP2 Output Waveform
T
T
T
START
30.5 µs
30.5 µs
REPEAT output
T
T
1-shot output
T
START
30.5 µs
22
µPD4991A
BUSY output
•
The BUSY signal can be output to the TP1 and TP2 pins.
When output of the BUSY signal is specified, only the BUSY signal is output to the TP1 and TP2 pins.
The contents of the CONTROL REGISTER 2 are not affected, however.
Fig. 8 BUSY Output Waveform
1st digit carry
1st digit carry
BUSY signal
BUSY
TP
1
or TP
2
Output DISABLE SET
457.7 µs
30.5 µs
BUSY flag
ON
BUSY flag
OFF
BUSY flag
ON
Fig. 9 shows an example of an application using TP2.
Fig. 9 TP2 Output Status
30.5µs
30.5µs
TP2
REPEAT
T
T
t
1
t
2
T
T
Output status
ENABLE
RESET & RUN
Interval RUN
CLK STOP
RESET & RUN Interval RESET RUN
CLK STOP
RESET
t
1
+ t2 = T
1 pulse
30.5µs
T
TP flag ON
2
Note When the output status is disabled, the signal goes “H” regardless of the status of TP2.
23
µPD4991A
Oscillation characteristics
•
Figs. 11 and 12 show the frequency stability when the ambient temperature (Ta) and supply voltage (VDD) are
.
changed with a crystal of crystal impedance C1 = 20 kΩ and a circuit shown in Fig. 10.
.
The stability and day difference are calculated by the following expressions:
f – f reference value
Stability =
× 106 (ppm)
f reference value
Note f reference value in Fig. 12 is the measured frequency when
VDD = 3.5 V.
1
1
number of division stage
Day difference = TP1 specified
frequency
–
measured
fequency
× 2
× 60 seconds × 60 minutes
× 24 hours (sec)
Note The number of division stages = 11 at 2048 Hz.
Fig. 10 Oscillation Characteristics Measuring Circuit
In constant temperature bath
CG
TP1
X
IN
R
V
DD
X'tal
C
X
OUT
CD
V
SS
R
C
: 10 kΩ
: Tantalum capacitor (10 F)
µ
X'tal : MX-38T
(Nippon Denpa Kogyo)
Fig. 11 Frequency Stability
vs. Temperature Characteristics
Fig. 12 Frequency Stability
vs. Supply Voltage Characteristics
2048.3
97.7 2048.2
48.8 2048.1
C
D
= C
G
= 10 pF
20 pF
30 pF
1.73
1.30
0.86
0.43
0
20
15
10
5
C = 20 pF
P
8.4
4.2
0
Temperature
10 20 30 40 50 60 70 80 (°C)
CG
CG
CG
= 10 pF
0
2048.0
= 20 pF
–40 –30 –20 –10
0
= 30 pF
4.2 –48.4 2047.9
8.4 –97.7 2047.8
12.7 –146.5 2047.7
16.9 –195.3 2047.6
2047.5
Supply voltage
0
V
DD (V)
2
3
4
5
6
0.43
0.86
1.30
5
10
15
V
DD = 5.0 V
24
µPD4991A
Fig. 13 Dynamic Current Consumption Characteristics
CG
= CD
= 20 pF
T
a
= 25°C
25
20
15
10
5
µ
µPD4991
µPD4991A
0
1.0
2.0
3.0
4.0
5.0
6.0
Supply voltage VDD (V)
Differences between µPD4991 and µPD4991A
The µPD4991A improves on the characteristics of the µPD4991. These two products differ as follows:
1. Specifications
PARAMETER
SYMBOL
µPD4991
20 µA MAX.
15 µA MAX.
—
µPD4991A
14 µA MAX.
—
REMARKS
VDD = 3.6 V
Current Consumption
Current Consumption
Current Consumption
Input Data Setup Time
Input Data Hold Time
IDD
IDD
IDD
tDW
tDH
VDD = 3.0 V
6 µA MAX.
50 ns MIN.
0 ns MIN.
VDD = 2.4 V
0 ns MIN.
0 ns MIN.
Specifications differ
Specifications differ
25
µPD4991A
AC Timing of µPD4991
WE or CS
50%
50%
t
DW
t
DH
D0
~ D
3
AC Timing of µPD4991A
WE or CS
50%
t
DW
t
DH
D0
~ D
3
2. Function
PARAMETER
µPD4991
µPD4991A
Valid Range of ±30 s ADJUST
1-second to 1-minute digits
(no carry to 10-minute digit)
All digits
BUSY Flag when ±30 s ADJUST
Not BUSY
NOP
BUSY until all digits are carried
CLOCK WAIT
D3 bit of CONTROL REGISTER 1
CLOCK WAIT Bit and CLOCK STOP Bit
Both bits inhibit input of clock to the clock counter (1 Hz) and subsequently stop the clock. The CLOCK STOP
bit is used to set the time to the clock (be sure to stop the clock when setting it). The CLOCK WAIT bit is used
to prevent the CPU from reading wrong data in case counting takes place when the time is read (the time can
also be read without the CLOCK WAIT bit but with the BUSY signal or by performing two reads). If the clock
is run within 0.5 second after stopping the clock or placed in the wait state, no delay in respect to the actual
time occurs.
26
µPD4991A
Example of an Application Circuit
+5 V
10 kΩ
D3
D2
D1
D0
A
A
A
A
3
2
1
0
A
A
A
A
3
2
1
0
D
0
1
2
3
2
D
D
D
ADDRESS
DECODER
POWER
FAIL
CS
1
CS
CG
= 20 ~ 30 pF
WR
RD
WE
OE
X
IN
32.768
kHz
1SS53
X
OUT
C
D
= 20 pF
+5 V
2SA1175
+5 V
V
DD
15 kΩ
1 kΩ
510 Ω
1SS53
C
10 kΩ
Ni-Cd
3.6 V
TP
TP
1
2
4.7 kΩ
2SC2785
GND
V
SS
µ
PD4991A
C: ceramic capacitor or tantalum capacitor
(0.1 F to 10 F)
µ
µ
The application circuits and their parameters are for references only and are not intended for use in actual
design-in’s.
27
µPD4991A
18PIN PLASTIC DIP (300 mil)
18
10
1
9
A
K
L
P
I
J
C
H
M
B
F
G
R
M
D
N
NOTES
ITEM MILLIMETERS
INCHES
1) Each lead centerline is located within 0.25 mm (0.01 inch) of
its true position (T.P.) at maximum material condition.
A
B
C
22.86 MAX.
1.27 MAX.
2.54 (T.P.)
0.900 MAX.
0.050 MAX.
0.100 (T.P.)
2) ltem "K" to center of leads when formed parallel.
+0.004
0.020
D
0.50±0.10
–0.005
F
G
H
I
1.2 MIN.
3.5±0.3
0.047 MIN.
0.138±0.012
0.020 MIN.
0.170 MAX.
0.200 MAX.
0.300 (T.P.)
0.252
0.51 MIN.
4.31 MAX.
5.08 MAX.
7.62 (T.P.)
6.4
J
K
L
+0.10
0.25
+0.004
0.010
M
–0.05
–0.003
N
P
R
0.25
0.01
1.0 MIN.
0~15°
0.039 MIN.
0~15°
P18C-100-300A,C-1
28
µPD4991A
20 PIN PLASTIC SOP (300 mil)
20
11
detail of lead end
1
10
A
H
I
J
L
B
C
N
M
M
D
NOTE
ITEM MILLIMETERS
INCHES
Each lead centerline is located within 0.12 mm (0.005 inch) of
its true position (T.P.) at maximum material condition.
A
B
C
13.00 MAX.
0.78 MAX.
1.27 (T.P.)
0.512 MAX.
0.031 MAX.
0.050 (T.P.)
+0.10
0.40
+0.004
0.016
D
–0.05
–0.003
E
F
G
H
I
0.1±0.1
1.8 MAX.
1.55
0.004±0.004
0.071 MAX.
0.061
7.7±0.3
5.6
0.303±0.012
0.220
J
1.1
0.043
+0.004
0.008
+0.10
0.20
K
L
–0.002
–0.05
+0.008
0.024
0.6±0.2
–0.009
M
N
0.12
0.10
0.005
0.004
+7°
3°
+7°
3°
P
–3°
–3°
P20GM-50-300B, C-4
29
µPD4991A
RECOMMENDED SOLDERING CONDITIONS
The following conditions must be met when soldering this product. Please consult with our sales offices when using
other soldering process or under different conditions.
Type of Surface Mounting Device
µPD4991 AGS
Soldering process
Infrared ray reflow
Soldering conditions
Symbols
Peak temperature of package surface: 235 °C or below,
Reflow time: 30 seconds or less (210 °C or higher),
Number of reflow process: 2, Exposure limit*: None
IR35-00-2
VPS
Peak temperature of package surface: 215 °C or below,
Reflow time: 40 seconds or less (200 °C or higher),
Number of reflow process: 2, Exposure limit*: None
VP15-00-2
WS60-00-1
—
Wave soldering
Soldering temperature: 260 °C or below
Flow time: 10 seconds or less, Number of reflow process: 1,
Exposure limit*: None
Partial heating
method
Pin temperature: 300 °C or below,
Time: 10 seconds or below (per side of leads)
*
Exposure limit before soldering after dry-pack is opened.
Storage condition: 25 °C and relative humidity at 65 % or less.
Caution Do not apply more than a single process once, except for “Partial heating method.”
Type of Through-Hole Device
µPD4991 ACX
Soldering process
Wave soldering
Soldering conditions
Soldering temperature: 260 °C or below
30
µPD4991A
[MEMO]
31
µPD4991A
[MEMO]
No part of this document may be copied or reproduced in any form or by any means without the prior written
consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
rights of third parties by or arising from use of a device described herein or any other liability arising from use
of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices,
the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or
property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety
measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a
customer designated "quality assurance program" for a specific application. The recommended applications of
a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device
before using it in a particular application.
Standard: Computers, office equipment, communications equipment, test and measurement equipment,
audio and visual equipment, home electronic appliances, machine tools, personal electronic
equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed
for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life
support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books.
If customers intend to use NEC devices for applications other than those specified for Standard quality grade,
they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.
M4 96.5
相关型号：
©2020 ICPDF网 联系我们和版权申明