MC74ACT273ML1 [ROCHESTER]
IC,FLIP-FLOP,OCTAL,D TYPE,ACT-CMOS,SOP,16PIN,PLASTIC;![MC74ACT273ML1](http://pdffile.icpdf.com/pdf2/p00308/img/icpdf/MC74ACT273ML_1855465_icpdf.jpg)
型号: | MC74ACT273ML1 |
厂家: | ![]() |
描述: | IC,FLIP-FLOP,OCTAL,D TYPE,ACT-CMOS,SOP,16PIN,PLASTIC 光电二极管 逻辑集成电路 触发器 |
文件: | 总8页 (文件大小:761K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢁ
ꢅ
ꢂ
ꢆ
ꢇ
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢁ
ꢈ
ꢅ
ꢂ
ꢆ
ꢉ
ꢊ
ꢋ
ꢌ
ꢍ
ꢎ
ꢏ
ꢍ
ꢐ
ꢑ
ꢒ
ꢏ
ꢍ
ꢓ
ꢑ
The MC74AC273/74ACT273 has eight edge-triggered D–type
flip–flops with individual D inputs and Q outputs. The common
buffered Clock (CP) and Master Reset (MR) inputs load and reset
(clear) all flip–flops simultaneously.
The register is fully edge-triggered. The state of each D input, one
setup time before the LOW–to–HIGH clock transition, is transferred
to the corresponding flip–flop’s Q output.
All outputs will be forced LOW independently of Clock or Data
inputs by a LOW voltage level on the MR input. The device is useful
for applications where the true output only is required and the Clock
and Master Reset are common to all storage elements.
http://onsemi.com
PDIP–20
N SUFFIX
CASE 738
20
1
SO–20
• Ideal Buffer for MOS Microprocessor or Memory
• Eight Edge-Triggered D Flip–Flops
• Buffered Common Clock
• Buffered, Asynchronous Master Reset
• See MC74AC377 for Clock Enable Version
• See MC74AC373 for Transparent Latch Version
• See MC74AC374 for 3-State Version
• Outputs Source/Sink 24 mA
DW SUFFIX
CASE 751
20
1
TSSOP–20
DT SUFFIX
CASE 948E
20
1
EIAJ–20
M SUFFIX
CASE 967
20
• ′ACT273 Has TTL Compatible Inputs
1
ꢊ
ꢌ
ꢍ
ꢍ
ꢌ
ꢌ
ꢍ
ꢍ
ꢌ
ꢈ
ꢋꢎ
ꢀꢀ
ꢋꢋ
ꢅ
ꢅ
ꢆ
ꢆ
ꢇ
ꢇ
ꢈ
ORDERING INFORMATION
ꢂꢃ
ꢀꢁ
ꢀꢄ
ꢀꢅ
ꢀꢆ
ꢀꢇ
ꢀꢈ
ꢀꢂ
ꢀꢉ
Device
Package
PDIP–20
PDIP–20
SOIC–20
Shipping
MC74AC273N
18 Units/Rail
18 Units/Rail
38 Units/Rail
MC74ACT273N
MC74AC273DW
MC74AC273DWR2
MC74ACT273DW
ꢀ
ꢂ
ꢉ
ꢈ
ꢇ
ꢆ
ꢅ
ꢁ
SOIC–20 1000 Tape & Reel
SOIC–20 38 Units/Rail
ꢄ
ꢀꢃ
ꢏꢐ
ꢌ
ꢃ
ꢍ
ꢃ
ꢍ
ꢀ
ꢌ
ꢀ
ꢌ
ꢂ
ꢍ
ꢂ
ꢍ
ꢉ
ꢌ
ꢉ
ꢑꢒꢍ
Figure 1. Pinout: 20–Lead Packages Conductors
MC74ACT273DWR2 SOIC–20 1000 Tape & Reel
(Top View)
MC74AC273DT
MC74AC273DTR2
MC74ACT273DT
TSSOP–20
TSSOP–20 2500 Tape & Reel
TSSOP–20 75 Units/Rail
75 Units/Rail
PIN ASSIGNMENT
PIN
FUNCTION
MC74ACT273DTR2 TSSOP–20 2500 Tape & Reel
D –D
0
Data Inputs
7
MC74AC273M
EIAJ–20
EIAJ–20 2000 Tape & Reel
EIAJ–20 40 Units/Rail
EIAJ–20 2000 Tape & Reel
40 Units/Rail
MR
CP
Master Reset
Clock Pulse Input
Data Outputs
MC74AC273MEL
MC74ACT273M
MC74ACT273MEL
Q –Q
0
7
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 221 of this data sheet.
Semiconductor Components Industries, LLC, 2001
215
Publication Order Number:
May, 2001 – Rev. 5
MC74AC273/D
MC74AC273, MC74ACT273
MODE SELECT-FUNCTION TABLE
Inputs
CP
Outputs
ꢍ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢍ
ꢌ
ꢍ
ꢌ
ꢃ
ꢀ
ꢂ
ꢉ
ꢈ
ꢇ
ꢆ
ꢅ
Operating Mode
ꢋꢎ
MR
L
D
Q
n
n
ꢏꢐ
Reset (Clear)
X
X
L
ꢌ
ꢌ
ꢇ
ꢃ
ꢀ
ꢂ
ꢉ
ꢈ
ꢆ
ꢅ
Load ′1′
Load ′0′
H
H
L
H
L
H
Figure 2. Logic Symbol
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Clock Transition
ꢍ
ꢃ
ꢍ
ꢀ
ꢍ
ꢂ
ꢍ
ꢉ
ꢍ
ꢈ
ꢍ
ꢇ
ꢍ
ꢆ
ꢍ
ꢅ
ꢋꢎ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢍ
ꢌ
ꢋꢎ
ꢐ
ꢋꢎ
ꢐ
ꢋꢎ
ꢐ
ꢋꢎ
ꢋꢎ
ꢐ
ꢋꢎ
ꢐ
ꢋꢎ
ꢋꢎ
ꢐ
ꢍ
ꢐ
ꢍ
ꢐ
ꢍ
ꢍ
ꢍ
ꢍ
ꢍ
ꢍ
ꢏꢐ
ꢓ
ꢃ
ꢓ
ꢀ
ꢓ
ꢂ
ꢓ
ꢉ
ꢓ
ꢈ
ꢓ
ꢇ
ꢓ
ꢆ
ꢓ
ꢅ
NOTE: That this diagram is provided only for the understanding of logic operations
and should not be used to estimate propagation delays.
Figure 3. Logic Diagram
MAXIMUM RATINGS*
Symbol
Parameter
Value
–0.5 to +7.0
Unit
V
V
V
V
DC Supply Voltage (Referenced to GND)
CC
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
–0.5 to V
–0.5 to V
+0.5
+0.5
V
IN
CC
V
OUT
CC
I
I
I
±20
mA
mA
mA
°C
IN
DC Output Sink/Source Current, per Pin
±50
±50
OUT
CC
DC V
or GND Current per Output Pin
Storage Temperature
CC
T
stg
–65 to +150
*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the
Recommended Operating Conditions.
http://onsemi.com
216
MC74AC273, MC74ACT273
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Typ
5.0
5.0
–
Max
6.0
Unit
′AC
2.0
4.5
0
V
V
Supply Voltage
V
V
CC
′ACT
5.5
, V
in out
DC Input Voltage, Output Voltage (Ref. to GND)
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
@ 3.0 V
@ 4.5 V
@ 5.5 V
@ 4.5 V
@ 5.5 V
–
150
40
25
10
8.0
–
–
Input Rise and Fall Time (Note 1)
′AC Devices except Schmitt Inputs
–
–
–
–
–
ns/V
t , t
r
f
–
–
Input Rise and Fall Time (Note 2)
′ACT Devices except Schmitt Inputs
t , t
ns/V
r
f
–
T
J
Junction Temperature (PDIP)
Operating Ambient Temperature Range
Output Current – High
–
140
85
°C
°C
T
A
–40
–
25
–
I
–24
24
mA
mA
OH
OL
I
Output Current – Low
–
–
1. V from 30% to 70% V ; see individual Data Sheets for devices that differ from the typical input rise and fall times.
IN
CC
2. V from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.
IN
DC CHARACTERISTICS
74AC
74AC
T
=
A
V
(V)
CC
T
A
= +25°C
–40°C to
+85°C
Symbol
Parameter
Unit
Conditions
Typ
Guaranteed Limits
V
V
V
3.0
4.5
5.5
1.5
2.25
2.75
2.1
3.15
3.85
2.1
3.15
3.85
V
or V
= 0.1 V
Minimum High Level
Input Voltage
IH
OUT
V
V
V
– 0.1 V
CC
3.0
4.5
5.5
1.5
2.25
2.75
0.9
1.35
1.65
0.9
1.35
1.65
V
OUT
= 0.1 V
Maximum Low Level
Input Voltage
IL
or V
– 0.1 V
CC
3.0
4.5
5.5
2.99
4.49
5.49
2.9
4.4
5.4
2.9
4.4
5.4
I
= –50 µA
Minimum High Level
Output Voltage
OH
OUT
*V = V or V
IN IL IH
3.0
4.5
5.5
–
–
–
2.56
3.86
4.86
2.46
3.76
4.76
–12 mA
–24 mA
–24 mA
V
V
I
OH
V
OL
3.0
4.5
5.5
0.002
0.001
0.001
0.1
0.1
0.1
0.1
0.1
0.1
I = 50 µA
OUT
Maximum Low Level
Output Voltage
*V = V or V
IN IL
IH
3.0
4.5
5.5
–
–
–
0.36
0.36
0.36
0.44
0.44
0.44
12 mA
V
I
24 mA
24 mA
OL
I
IN
Maximum Input
Leakage Current
5.5
–
±0.1
±1.0
µA
V = V , GND
I
CC
I
I
I
5.5
5.5
–
–
–
–
75
mA
mA
V
V
= 1.65 V Max
†Minimum Dynamic
Output Current
OLD
OHD
CC
OLD
–75
= 3.85 V Min
OHD
Maximum Quiescent
Supply Current
5.5
–
8.0
80
µA
V
IN
= V or GND
CC
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
NOTE: Note: I and I
@ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V
.
IN CC
CC
http://onsemi.com
217
MC74AC273, MC74ACT273
AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74AC
74AC
T
= –40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
L
CC
to +85°C
C
Symbol
Parameter
Unit
= 50 pF
L
Min
Typ
Max
Min
Max
Maximum Clock
Frequency
3.3
5.0
90
140
125
175
–
–
75
125
–
–
f
t
t
t
Mhz
ns
3–3
3–6
3–6
3–6
max
Propagation Delay
Clock to Output
3.3
5.0
4.0
3.0
7.0
5.5
12.5
9.0
3.0
2.5
14.0
10.0
PLH
PHL
PHL
Propagation Delay
Clock to Output
3.3
5.0
4.0
3.0
7.0
5.0
13.0
10.0
3.5
2.5
14.5
11.0
ns
Propagation Delay
MR to Output
3.3
5.0
4.0
3.0
7.0
5.0
13.0
10.0
3.5
2.5
14.0
10.5
ns
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
AC OPERATING REQUIREMENTS
74AC
74AC
T
= –40°C
A
T
C
= +25°C
= 50 pF
V
CC
(V)
*
Fig.
No.
A
L
to +85°C
= 50 pF
Symbol
Parameter
Unit
C
L
Typ
Guaranteed Minimum
Setup Time, HIGH or LOW
Data to CP
3.3
5.0
3.5
2.5
5.5
4.0
6.0
4.5
t
t
t
t
t
ns
ns
ns
ns
ns
3–9
3–9
3–6
3–6
3–9
s
Hold Time, HIGH or LOW
Data to CP
3.3
5.0
–2.0
–1.0
0
1.0
0
1.0
h
Clock Pulse Width
HIGH or LOW
3.3
5.0
3.5
2.5
5.5
4.0
6.0
4.5
w
MR Pulse Width
HIGH or LOW
3.3
5.0
2.0
1.5
5.5
4.0
6.0
4.5
w
Recovery Time
MR to CP
3.3
5.0
1.5
1.0
3.5
2.0
4.5
3.0
rec
*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.
http://onsemi.com
218
MC74AC273, MC74ACT273
DC CHARACTERISTICS
Symbol
74ACT
74ACT
T
A
=
V
(V)
CC
T
= +25°C
–40°C to
+85°C
Parameter
Unit
Conditions
A
Typ
Guaranteed Limits
V
V
V
4.5
5.5
1.5
1.5
2.0
2.0
2.0
2.0
V
= 0.1 V
– 0.1 V
Minimum High Level
Input Voltage
IH
OUT
V
V
V
or V
CC
= 0.1 V
OUT
4.5
5.5
1.5
1.5
0.8
0.8
0.8
0.8
V
Maximum Low Level
Input Voltage
IL
or V
– 0.1 V
CC
4.5
5.5
4.49
5.49
4.4
5.4
4.4
5.4
I
= –50 µA
Minimum High Level
Output Voltage
OH
OUT
*V = V or V
IN IL IH
4.5
5.5
–
–
3.86
4.86
3.76
4.76
V
V
–24 mA
–24 mA
I
OH
V
OL
4.5
5.5
0.001
0.001
0.1
0.1
0.1
0.1
I = 50 µA
OUT
Maximum Low Level
Output Voltage
*V = V or V
IN IL
IH
4.5
5.5
–
–
0.36
0.36
0.44
0.44
V
24 mA
I
OL
24 mA
I
IN
Maximum Input
Leakage Current
5.5
–
±0.1
±1.0
µA
V = V , GND
I
CC
∆I
Additional Max. I /Input
CC
5.5
5.5
5.5
0.6
–
–
–
–
1.5
75
mA
mA
mA
V = V
I
– 2.1 V
CCT
CC
I
V
= 1.65 V Max
= 3.85 V Min
OHD
†Minimum Dynamic
Output Current
OLD
OLD
I
–
–75
V
V
OHD
CC
I
Maximum Quiescent
Supply Current
5.5
–
8.0
80
µA
= V or GND
CC
IN
*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.
AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
74ACT
74ACT
T
= –40°C
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
L
CC
to +85°C
C
Symbol
Parameter
Unit
= 50 pF
L
Min
Typ
Max
Min
Max
Maximum Clock
Frequency
f
t
t
t
5.0
5.0
5.0
5.0
125
200
–
125
–
MHz
ns
3–3
3–6
3–6
3–6
max
Propagation Delay
Clock to Output
3.0
3.0
3.0
6.0
6.5
7.0
10
11
11
2.5
2.5
2.5
11.0
12.0
11.5
PHL
PLH
PHL
Propagation Delay
Clock to Output
ns
Propagation Delay
MR to Output
ns
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
http://onsemi.com
219
MC74AC273, MC74ACT273
AC OPERATING REQUIREMENTS
74ACT
74ACT
= –40°C
T
A
T
C
= +25°C
= 50 pF
V
(V)
*
Fig.
No.
A
CC
to +85°C
= 50 pF
Symbol
Parameter
Unit
L
C
L
Typ
Guaranteed Minimum
Setup Time, HIGH or LOW
Data to CP
t
t
t
t
t
5.0
5.0
5.0
5.0
5.0
3.0
4.5
2.0
4.0
4.0
2.0
5.0
2.0
4.5
4.5
3.0
ns
ns
ns
ns
ns
3–9
3–9
3–6
3–6
3–6
s
Hold Time, HIGH or LOW
Data to CP
–2.5
2.5
h
Clock Pulse Width
HIGH or LOW
w
MR Pulse Width
HIGH or LOW
2.5
w
Recovery Time
MR to CP
–1.0
rec
*Voltage Range 5.0 V is 5.0 V ±0.5 V.
CAPACITANCE
Symbol
Value
Typ
Parameter
Unit
Test Conditions
C
C
Input Capacitance
Power Dissipation Capacitance
4.5
50
pF
pF
V
V
= 5.0 V
= 5.0 V
IN
CC
PD
CC
http://onsemi.com
220
MC74AC273, MC74ACT273
MARKING DIAGRAMS
PDIP–20
SO–20
TSSOP–20
EIAJ–20
AC273
AWLYYWW
MC74AC273N
AWLYYWW
74AC273
AWLYWW
AC
273
ALYW
ACT273
AWLYYWW
MC74ACT273N
AWLYYWW
74ACT273
AWLYWW
ACT
273
ALYW
A
= Assembly Location
WL, L = Wafer Lot
YY, Y
= Year
WW, W = Work Week
http://onsemi.com
221
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00237/img/page/MC74ACT273ML_1392527_files/MC74ACT273ML_1392527_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00237/img/page/MC74ACT273ML_1392527_files/MC74ACT273ML_1392527_2.jpg)
MC74ACT273MR2
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ, SO-20
ONSEMI
![](http://pdffile.icpdf.com/pdf2/p00245/img/page/MC74ACT273MR_1489646_files/MC74ACT273MR_1489646_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00245/img/page/MC74ACT273MR_1489646_files/MC74ACT273MR_1489646_2.jpg)
MC74ACT273MR2
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ, SO-20
ROCHESTER
![](http://pdffile.icpdf.com/pdf2/p00245/img/page/MC74ACT273MR_1489646_files/MC74ACT273MR_1489646_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00245/img/page/MC74ACT273MR_1489646_files/MC74ACT273MR_1489646_2.jpg)
MC74ACT273N
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20, PLASTIC, DIP-20
ROCHESTER
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC74ACT273_456211_files/MC74ACT273_456211_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00086/img/page/MC74ACT273_456211_files/MC74ACT273_456211_2.jpg)
MC74ACT273NC
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20, PLASTIC, DIP-20
MOTOROLA
![](http://pdffile.icpdf.com/pdf2/p00245/img/page/MC74ACT273MR_1489646_files/MC74ACT273MR_1489646_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00245/img/page/MC74ACT273MR_1489646_files/MC74ACT273MR_1489646_2.jpg)
MC74ACT273NG
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20, LEAD FREE, PLASTIC, DIP-20
ROCHESTER
![](http://pdffile.icpdf.com/pdf2/p00237/img/page/MC74ACT299DW_1392560_files/MC74ACT299DW_1392560_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00237/img/page/MC74ACT299DW_1392560_files/MC74ACT299DW_1392560_2.jpg)
MC74ACT299DW
Parallel In Parallel Out, ACT Series, 8-Bit, Bidirectional, True Output, CMOS, PDSO20, PLASTIC, SOIC-20
ROCHESTER
![](http://pdffile.icpdf.com/pdf2/p00237/img/page/MC74ACT299DW_1392559_files/MC74ACT299DW_1392559_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00237/img/page/MC74ACT299DW_1392559_files/MC74ACT299DW_1392559_2.jpg)
MC74ACT299DWC
Parallel In Parallel Out, ACT Series, 8-Bit, Bidirectional, True Output, CMOS, PDSO20, PLASTIC, SOIC-20
MOTOROLA
©2020 ICPDF网 联系我们和版权申明