OPA682N/250 [ROCHESTER]
VIDEO AMPLIFIER, PDSO6, SOT-23, 6 PIN;
| 型号： | OPA682N/250 |
| 厂家： | 
Rochester Electronics |
| 描述： | VIDEO AMPLIFIER, PDSO6, SOT-23, 6 PIN 放大器 光电二极管 商用集成电路 |
| 文件： | 总23页 (文件大小：921K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
®
OPA682
OPA682
OPA682
OPA682
TM
Wideband, Fixed Gain
BUFFER AMPLIFIER With Disable
FEATURES
APPLICATIONS
● INTERNALLY FIXED GAIN: +2 OR ±1
● HIGH BANDWIDTH (G = +2): 240MHz
● LOW SUPPLY CURRENT: 6mA
● LOW DISABLED CURRENT: 320µA
● HIGH OUTPUT CURRENT: 150mA
● OUTPUT VOLTAGE SWING: ±4.0V
● ±5V OR SINGLE +5V OPERATION
● SOT23-6 AVAILABLE
● BROADBAND VIDEO LINE DRIVERS
● VIDEO MULTIPLEXERS
● MULTIPLE LINE VIDEO DA
● PORTABLE INSTRUMENTS
● ADC BUFFERS
● ACTIVE FILTERS
The OPA682’s low 6mA supply current is precisely trimmed
at 25°C. This trim, along with low drift over temperature,
guarantees lower maximum supply current than competing
products that report only a room temperature nominal supply
current. System power may be further reduced by using the
optional disable control pin. Leaving this disable pin open, or
holding it high, gives normal operation. If pulled low, the
OPA682 supply current drops to less than 320µA while the
output goes into a high impedance state. This feature may be
used for either power savings or for video MUX applications.
DESCRIPTION
The OPA682 provides an easy to use, broadband fixed gain
buffer amplifier. Depending on the external connections, the
internal resistor network may be used to provide either a
fixed gain of +2 video buffer or a gain of +1 or –1 voltage
buffer. Operating on a very low 6mA supply current, the
OPA682 offers a slew rate and output power normally
associated with a much higher supply current. A new output
stage architecture delivers high output current with a mini-
mal headroom and crossover distortion. This gives excep-
tional single supply operation. Using a single +5V supply,
the OPA682 can deliver a 1V to 4V output swing with over
100mA drive current and 200MHz bandwidth. This combi-
nation of features makes the OPA682 an ideal RGB line
driver or single supply ADC input driver.
OPA682 RELATED PRODUCTS
SINGLES
OPA680
OPA681
OPA682
DUALS
OPA2680
OPA2681
OPA2682
TRIPLES
OPA3680
OPA3681
OPA3682
Voltage Feedback
Current Feedback
Fixed Gain
75Ω
Video
Out
OPA682
RG-59
75Ω
1
2
3
4
8
7
6
5
DIS
+5V
75Ω
RG-59
Video
In
75Ω
75Ω
75Ω
75Ω
–5V
75Ω
RG-59
8-Pin DIP, SO-8
G = +2
75Ω
RG-59
240MHz, 4-Output Component Video D/A
nternational Airport Industrial Park
•
Mailing Address: PO Box 11400, Tucson, AZ 85734
•
Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706
• Tel: (520) 746-1111
Twx: 910-952-1111 Internet: http://www.burr-brown.com/
•
•
Cable: BBRCORP Telex: 066-6491
•
•
FAX: (520) 889-1510 Immediate Product Info: (800) 548-6132
•
©1999 Burr-Brown Corporation
PDS-1428C
Printed in U.S.A. September, 1999
SBOS085
SPECIFICATIONS: VS = ±5V
G = +2 (–IN grounded) and RL = 100Ω (Figure 1 for AC performance only), unless otherwise noted.
OPA682P, U, N
GUARANTEED(1)
TYP
0
°
C to
–40
+85°C
°
C to
MIN/
TEST
MAX LEVEL(2 )
PARAMETER
CONDITIONS
+25°C
+25°C
70°C
UNITS
AC PERFORMANCE (Figure 1)
Small-Signal Bandwidth (VO < 0.5Vp-p)
G = +1
G = +2
330
240
220
150
0.8
210
2100
1.7
2.0
12
MHz
MHz
MHz
MHz
dB
typ
min
typ
C
B
C
B
B
C
B
C
C
C
C
220
210
190
45
G = –1
Bandwidth for 0.1dB Gain Flatness
Peaking at a Gain of +1
Large-Signal Bandwidth
Slew Rate
G = +2, VO < 0.5Vp-p
VO < 0.5Vp-p
50
2
45
4
min
max
typ
G = +2, VO = 5Vp-p
G = +2, 4V Step
G = +2, VO = 0.5V Step
G = +2, VO = 5V Step
G = +2, VO = 2V Step
G = +2, VO = 2V Step
G = +2, f = 5MHz, VO = 2Vp-p
RL = 100Ω
MHz
V/µs
ns
1600
1600
1200
min
typ
Rise/Fall Time
ns
typ
Settling Time to 0.02%
0.1%
ns
typ
8
ns
typ
Harmonic Distortion
2nd Harmonic
–69
–79
–84
–95
2.2
–62
–70
–75
–82
3.0
14
–59
–67
–71
–76
3.4
15
–57
–65
–69
–74
3.6
15
dBc
dBc
max
max
max
max
max
max
max
typ
B
B
B
B
B
B
B
C
C
C
C
RL ≥ 500Ω
3rd Harmonic
RL = 100Ω
dBc
RL ≥ 500Ω
dBc
Input Voltage Noise
f > 1MHz
nV/√Hz
pA/√Hz
pA/√Hz
%
Non-Inverting Input Current Noise
Inverting Input Current Noise
Differential Gain
f > 1MHz
12
f > 1MHz
15
18
18
19
NTSC, RL = 150Ω
NTSC, RL = 37.5Ω
NTSC, RL = 150Ω
NTSC, RL = 37.5Ω
0.001
0.008
0.01
0.05
%
typ
Differential Phase
deg
typ
deg
typ
DC PERFORMANCE(3)
Gain Error
G = +1
G = +2
G = –1
±0.2
±0.3
±0.2
%
%
%
typ
C
A
B
±1.5
±1.5
max
max
Internal RF and RG
Maximum
400
400
480
320
0.13
±5
510
310
520
290
Ω
Ω
max
min
A
A
B
A
B
A
B
A
B
Minimum
Average Drift
0.13
±6.5
+35
0.13
±7.5
+40
%/C°
mV
max
max
max
max
max
max
max
Input Offset Voltage
VCM = 0V
VCM = 0V
VCM = 0V
VCM = 0V
VCM = 0V
VCM = 0V
±1.3
+30
±10
Average Offset Voltage Drift
Non-Inverting Input Bias Current
Average Non-Inverting Input Bias Current Drift
Inverting Input Bias Current
Average Inverting Input Bias Current Drift
µV/°C
µA
+55
±65
±85
–400
±50
–450
±55
nA/°C
µA
±40
–125
–150
nA°C
INPUT
Common-Mode Input Range
Non-Inverting Input Impedance
±3.5
±3.4
±3.3
±3.2
V
min
typ
A
C
100 || 2
kΩ || pF
OUTPUT
Voltage Output Swing
No Load
±4.0
±3.9
+190
–150
0.03
±3.8
±3.7
+160
–135
±3.7
±3.6
+140
–130
±3.6
±3.3
+80
–80
V
V
min
min
min
min
typ
A
A
A
A
C
100Ω Load
Current Output, Sourcing
Sinking
mA
mA
Ω
Closed-Loop Output Impedance
G = +2, f = 100kHz
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN
assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject
to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not
authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
®
2
OPA682
SPECIFICATIONS: VS = ±5V (Cont.)
G = +2 (–IN grounded) and RL = 100Ω (Figure 1 for AC performance only), unless otherwise noted.
OPA682P, U, N
GUARANTEED(1)
TYP
0
°
C to
–40
+85°C
°
C to
MIN/
TEST
MAX LEVEL(2)
PARAMETER
CONDITIONS
+25°C
+25°C
70°C
UNITS
DISABLE/POWER DOWN (DIS Pin)
Power Down Supply Current (+VS)
Disable Time
VDIS = 0
–320
100
25
µA
ns
ns
dB
pF
mV
mV
V
typ
typ
C
C
C
C
C
C
C
A
A
A
Enable Time
typ
Off Isolation
G = +2, 5MHz
70
typ
Output Capacitance in Disable
Turn On Glitch
4
typ
G = +2, RL = 150Ω
G = +2, RL= 150Ω
±50
±20
3.3
1.8
100
typ
Turn Off Glitch
typ
Enable Voltage
3.5
1.7
160
3.6
1.6
160
3.7
1.5
160
min
max
max
Disable Voltage
V
Control Pin Input Bias Current
VDIS = 0
µA
POWER SUPPLY
Specified Operating Voltage
Maximum Operating Voltage Range
Max Quiescent Current
±5
V
typ
max
max
min
min
C
A
A
A
A
±6
6.4
5.6
52
±6
6.5
5.5
50
±6
6.6
5.0
49
V
VS = ±5V
VS = ±5V
6
6
mA
mA
dB
Min Quiescent Current
Power Supply Rejection Ratio (–PSRR)
Input Referred
58
TEMPERATURE RANGE
Specification: P, U, N
–40 to +85
°C
typ
C
Thermal Resistance, θJA
P
U
N
8-Pin DIP
SO-8
100
125
150
°C/W
°C/W
°C/W
typ
typ
typ
C
C
C
SOT23-6
NOTES: (1) Junction temperature = ambient temperature for low temperature limit and 25°C guaranteed specifications. Junction temperature = ambient temperature
+23°C at high temperature limit guaranteed specifications. (2) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation.
(B) Limits set by characterization and simulation. (C) Typical value only for information. (3) Current is considered positive out-of-node. VCM is the input common-
mode voltage.
®
3
OPA682
SPECIFICATIONS: VS = +5V
G = +2 (–IN grounded though 0.1µF) and RL = 100Ω to VS/2 (Figure 2 for AC performance only), unless otherwise noted.
OPA682P, U, N
GUARANTEED(1)
TYP
0
°
C to
–40
+85°C
°
C to
MIN/
TEST
MAX LEVEL(2)
PARAMETER
CONDITIONS
+25°C
+25°C
70°C
UNITS
AC PERFORMANCE (Figure 2)
Small-Signal Bandwidth (VO < 0.5Vp-p)
G = +1
G = +2
290
220
200
100
0.4
210
830
1.5
2.0
14
MHz
MHz
MHz
MHz
dB
typ
min
typ
C
B
C
B
B
C
B
C
C
C
C
180
140
110
23
G = –1
Bandwidth for 0.1dB Gain Flatness
Peaking at a Gain of +1
Large-Signal Bandwidth
Slew Rate
G = +2, VO < 0.5Vp-p
VO < 0.5Vp-p
50
2
35
4
min
max
typ
G = +2, VO = 2Vp-p
G = +2, 2V Step
G = +2, VO = 0.5V Step
G = +2, VO = 2V Step
G = +2, VO = 2V Step
G = +2, VO = 2V Step
G = +2, f = 5MHz, VO = 2Vp-p
RL = 100Ω to VS/2
RL ≥ 500Ω to VS/2
RL = 100Ω to VS/2
RL ≥ 500Ω to VS /2
f > 1MHz
MHz
V/µs
ns
700
680
570
min
typ
Rise/Fall Time
ns
typ
Settling Time to 0.02%
0.1%
ns
typ
9
ns
typ
Harmonic Distortion
2nd Harmonic
–62
–69
–71
–73
2.2
12
–56
–62
–64
–68
3.0
14
–55
–61
–63
–67
3.4
14
–53
–59
–61
–65
3.6
15
dBc
dBc
max
max
max
max
max
max
max
B
B
B
B
B
B
B
3rd Harmonic
dBc
dBc
Input Voltage Noise
nV/√Hz
pA/√Hz
pA/√Hz
Non-Inverting Input Current Noise
Inverting Input Current Noise
f > 1MHz
f > 1MHz
15
18
18
19
DC PERFORMANCE(3)
Gain Error
G = +1
G = +2
G = –1
±0.2
±0.3
±0.2
%
%
%
typ
C
A
B
±1.5
±1.5
max
max
Internal RF and RG
Maximum
400
400
480
320
0.13
±5
510
310
0.13
±6
520
290
0.13
±7
Ω
Ω
max
min
B
B
B
A
B
A
B
A
B
Minimum
Average Drift
%/C°
mV
max
max
max
max
max
max
max
Input Offset Voltage
VCM = 2.5V
VCM = 2.5V
VCM = 2.5V
VCM = 2.5V
VCM = 2.5V
VCM = 2.5V
±1
+40
±5
Average Offset Voltage Drift
Non-Inverting Input Bias Current
Average Non-Inverting Input Bias Current Drift
Inverting Input Bias Current
Average Inverting Input Bias Current Drift
+15
+75
–300
±25
–125
+20
+95
–350
±35
–175
µV/°C
µA
+65
nA/°C
µA
±20
nA°C
INPUT
Least Positive Input Voltage
Most Positive Input Voltage
Non-Inverting Input Impedance
1.5
3.5
1.6
3.4
1.7
3.3
1.8
3.2
V
V
max
min
typ
B
B
C
100 || 2
kΩ || pF
OUTPUT
Most Positive Output Voltage
No Load
RL = 100Ω
No Load
4.0
3.9
3.8
3.7
3.7
3.6
3.5
3.4
1.5
1.6
+60
–50
V
V
min
min
max
max
min
min
typ
A
A
A
A
A
A
C
Least Positive Output Voltage
1.0
1.2
1.3
V
RL = 100Ω
1.1
1.3
1.4
V
Current Output, Sourcing
Sinking
+150
–110
0.03
+110
–75
+110
–70
mA
mA
Ω
Output Impedance
G = +2, f = 100kHz
®
4
OPA682
SPECIFICATIONS: VS = +5V (Cont.)
G = +2 (–IN grounded though 0.1µF) and RL = 100Ω to VS/2 (Figure 2 for AC performance only), unless otherwise noted.
OPA682P, U, N
GUARANTEED(1)
TYP
0
°
C to
–40
+85°C
°
C to
MIN/
TEST
MAX LEVEL(2)
PARAMETER
CONDITIONS
+25°C
+25°C
70°C
UNITS
DISABLE/POWER DOWN (DIS Pin)
Power Down Supply Current (+VS)
Disable Time
VDIS = 0
–270
100
25
µA
ns
ns
dB
pF
mV
mV
V
typ
typ
typ
typ
typ
typ
typ
min
max
typ
C
C
C
C
C
B
B
B
B
C
Enable Time
Off Isolation
G = +2, 5MHz
65
Output Capacitance in Disable
Turn On Glitch
4
G = +2, RL = 150Ω, VIN = 2.5V
G = +2, RL = 150Ω, VIN = 2.5V
±50
±20
3.3
1.8
100
Turn Off Glitch
Enable Voltage
3.5
1.7
3.6
1.6
3.7
1.5
Disable Voltage
V
Control Pin Input Bias Current (DIS)
VDIS = 0
µA
POWER SUPPLY
Specified Single Supply Operating Voltage
Maximum Single Supply Operating Voltage
Max Quiescent Current
5
V
typ
max
max
min
typ
C
A
A
A
C
12
5.3
4.1
12
5.4
3.7
12
5.4
3.6
V
VS = +5V
VS = +5V
4.8
4.8
50
mA
mA
dB
Min Quiescent Current
Power Supply Rejection Ratio (+PSRR)
Input Referred
TEMPERATURE RANGE
Specification: P, U, N
–40 to +85
°C
typ
C
Thermal Resistance, θJA
P
U
N
8-Pin DIP
SO-8
100
125
150
°C/W
°C/W
°C/W
typ
typ
typ
C
C
C
SOT23-6
NOTES: (1) Junction temperature = ambient temperature for low temperature limit and 25°C guaranteed specifications. Junction temperature = ambient temperature
+23°C at high temperature limit guaranteed specifications. (2) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation.
(B) Limits set by characterization and simulation. (C) Typical value only for information. (3) Current is considered positive out-of-node. VCM is the input common-
mode voltage.
®
5
OPA682
ABSOLUTE MAXIMUM RATINGS
ELECTROSTATIC
DISCHARGE SENSITIVITY
Electrostatic discharge can cause damage ranging from perfor-
mancedegradationtocompletedevicefailure. Burr-BrownCorpo-
rationrecommendsthatallintegratedcircuitsbehandledandstored
using appropriate ESD protection methods.
Power Supply .............................................................................. ±6.5VDC
Internal Power Dissipation(1) ............................ See Thermal Information
Differential Input Voltage .................................................................. ±1.2V
Input Voltage Range............................................................................ ±VS
Storage Temperature Range: P, U, N ...........................–40°C to +125°C
Lead Temperature (soldering, 10s).............................................. +300°C
Junction Temperature (TJ ) ........................................................... +175°C
NOTE:: (1) Packages must be derated based on specified θJA. Maximum TJ
must be observed.
ESD damage can range from subtle performance degradation to
complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes
could cause the device not to meet published specifications.
PIN CONFIGURATION
Top View
DIP/SO-8
Top View
SOT23-6
Output
–VS
1
2
3
6
5
4
+VS
DIS
–IN
RF
400Ω
NC
–IN
+IN
–VS
1
2
3
4
8
7
6
5
DIS
RG
400Ω
R
F
R
G
+IN
+VS
400Ω
400Ω
Output
NC
6
5
4
NC: No Connection
A82
3
1
2
Pin Orientation/Package Marking
PACKAGE/ORDERING INFORMATION
PACKAGE
DRAWING
NUMBER(1)
TEMPERATURE
PACKAGE
MARKING
ORDERING
NUMBER(2)
TRANSPORT
MEDIA
PRODUCT
PACKAGE
RANGE
OPA682P
8-Pin Plastic DIP
006
–40°C to +85°C
OPA682P
OPA682P
Rails
OPA682U
SO-8 Surface Mount
182
–40°C to +85°C
OPA682U
OPA682U
Rails
"
"
"
"
"
OPA682U/2K5
Tape and Reel
OPA682N
6-Lead SOT23
332
–40°C to +85°C
A82
"
OPA682N/250
OPA682N/3K
Tape and Reel
Tape and Reel
"
"
"
NOTES: (1) For detailed drawing and dimension table, please see end of data sheet. (2) Models with a slash (/) are available only in Tape and Reel in the quantities
indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of “OPA682U/2K5” will get a single 2500-piece Tape and Reel.
®
6
OPA682
TYPICAL PERFORMANCE CURVES: VS = ±5V
G = +2 and RL = 100Ω, unless otherwise noted (see Figure 1).
LARGE-SIGNAL FREQUENCY RESPONSE
RL = 100Ω
SMALL-SIGNAL FREQUENCY RESPONSE
G = +1
8
7
2
1
6
0
5
–1
–2
–3
–4
–5
–6
–7
–8
2Vp-p
4
G = +2
3
2
1Vp-p
G = –1
4Vp-p
1
7Vp-p
0
–1
–2
0
125MHz
Frequency (25MHz/div)
250MHz
0
250MHz
500MHz
Frequency (50MHz/div)
SMALL-SIGNAL PULSE RESPONSE
LARGE-SIGNAL PULSE RESPONSE
VO = 5Vp-p
+4
+3
+2
+1
0
400
300
VO = 0.5Vp-p
200
100
0
–1
–2
–3
–4
–100
–200
–300
–400
Time (5ns/div)
Time (5ns/div)
LARGE-SIGNAL DISABLE/ENABLE RESPONSE
VDIS
DISABLED FEEDTHROUGH vs FREQUENCY
VDIS = 0
6.0
–45
–50
–55
–60
–65
–70
–75
–80
–85
–90
–95
4.0
2.0
0
Output Voltage
2.0
1.6
1.2
0.8
0.4
0
Forward
Reverse
VIN = +1V
1
10
Frequency (MHz)
100
Time (50ns/div)
®
7
OPA682
TYPICAL PERFORMANCE CURVES: VS = ±5V (Cont.)
G = +2 and RL = 100Ω, unless otherwise noted (see Figure 1).
5MHz 2nd HARMONIC DISTORTION
vs OUTPUT VOLTAGE
5MHz 3rd HARMONIC DISTORTION
vs OUTPUT VOLTAGE
–60
–65
–70
–75
–80
–85
–90
–60
–65
–70
–75
–80
–85
–90
RL = 100Ω
RL = 200Ω
RL = 100Ω
RL = 200Ω
RL = 500Ω
RL = 500Ω
0.1
0.1
0.1
1
10
10
10
0.1
0.1
0.1
1
10
10
10
Output Voltage Swing (Vp-p)
Output Voltage Swing (Vp-p)
10MHz 2nd HARMONIC DISTORTION
vs OUTPUT VOLTAGE
10MHz 3rd HARMONIC DISTORTION
vs OUTPUT VOLTAGE
–60
–65
–70
–75
–80
–85
–90
–60
–65
–70
–75
–80
–85
–90
RL = 100Ω
RL = 200Ω
RL = 100Ω
RL = 500Ω
RL = 200Ω
RL = 500Ω
1
1
Output Voltage Swing (Vp-p)
Output Voltage Swing (Vp-p)
20MHz 2nd HARMONIC DISTORTION
vs OUTPUT VOLTAGE
20MHz 3rd HARMONIC DISTORTION
vs OUTPUT VOLTAGE
–50
–55
–60
–65
–70
–75
–80
–50
–55
–60
–65
–70
–75
–80
RL = 100Ω
RL = 200Ω
RL = 100Ω
RL = 500Ω
RL = 200Ω
RL = 500Ω
1
1
Output Voltage Swing (Vp-p)
Output Voltage Swing (Vp-p)
®
8
OPA682
TYPICAL PERFORMANCE CURVES: VS = ±5V (Cont.)
G = +2 and RL = 100Ω, unless otherwise noted (see Figure 1).
2nd HARMONIC DISTORTION vs FREQUENCY
3rd HARMONIC DISTORTION vs FREQUENCY
–40
–50
–60
–70
–80
–90
–40
–50
–60
–70
–80
–90
VO = 2Vp-p
L = 100Ω
VO = 2Vp-p
RL = 100Ω
R
G = –1
G = +2
G = –1
G = +2
G = +1
G = +1
0.1
100
1
1
10
20
0.1
1
10
20
Frequency (MHz)
Frequency (MHz)
TWO-TONE, 3rd-ORDER
INTERMODULATION SPURIOUS
INPUT VOLTAGE AND CURRENT NOISE DENSITY
Inverting Input Current Noise
100
10
1
–40
–45
–50
–55
–60
–65
–70
–75
–80
–85
–90
dBc = dB below carriers
50MHz
15pA/√Hz
12pA/√Hz
Non-Inverting Input Current Noise
20MHz
10MHz
2.2nV/√Hz
1M
Voltage Noise
Load Power at Matched 50Ω Load
1k
10k
100k
10M
–8
–6
–4
–2
0
2
4
6
8
10
Frequency (Hz)
Single-Tone Load Power (dBm)
RECOMMENDED RS vs CAPACITIVE LOAD
FREQUENCY RESPONSE vs CAPACITIVE LOAD
CL = 10pF
60
50
40
30
20
10
0
15
12
9
CL = 22pF
6
3
CL = 47pF
0
VIN
–3
–6
–9
–12
–15
RS
VO
OPA682
400Ω
CL
1kΩ
400Ω
CL = 100pF
1kΩ is optional.
10
100
0
150MHz
300MHz
Capacitive Load (pF)
Frequency (30MHz/div)
®
9
OPA682
TYPICAL PERFORMANCE CURVES: VS = ±5V (Cont.)
G = +2 and RL = 100Ω, unless otherwise noted (see Figure 1).
POWER SUPPLY REJECTION RATIO vs FREQUENCY
SUPPLY AND OUTPUT CURRENT vs TEMPERATURE
70
65
60
55
50
45
40
35
30
25
20
10
7.5
5
200
150
100
50
+PSRR
–PSRR
Sourcing Output Current
Sinking Output Current
Quiescent Supply Current
2.5
0
0
102
103
104
105
106
107
108
–40 –20
0
20
40
60
80 100 120 140
Frequency (Hz)
Ambient Temperature (°C)
COMPOSITE VIDEO dG/dP
TYPICAL DC DRIFT OVER TEMPERATURE
Non-Inverting Input Bias Current
0.05
0.04
0.03
0.02
0.01
0
5
4
50
Positive Video
Negative Sync
40
3
30
2
20
dP
1
Inverting Input Bias Current
VIO
10
0
0
–1
–2
–3
–4
–5
–10
–20
–30
–40
–50
dG
1
2
3
4
–40 –20
0
20
40
60
80 100 120 140
Ambient Temperature (°C)
Number of 150Ω Loads
CLOSED-LOOP OUTPUT IMPEDANCE
+5
OUTPUT VOLTAGE AND CURRENT LIMITATIONS
10
1
5
4
Output Current Limited
1W Internal
Power Limit
3
OPA682
ZO
2
50Ω
1
25Ω
Load Line
400Ω
0
50Ω Load Line
100Ω Load Line
–1
–2
–3
–4
–5
400Ω
0.1
0.01
–5
1W Internal
Power Limit
Output Current Limit
10k
100k
1M
10M
100M
–300
–200
–100
0
100
200
300
Frequency (Hz)
IO (mA)
®
10
OPA682
TYPICAL PERFORMANCE CURVES: VS = +5V
G = +2 and RL = 100Ω to VCM = +2.5V, unless otherwise noted (see Figure 2).
LARGE-SIGNAL FREQUENCY RESPONSE
VO = 0.5Vp-p
SMALL-SIGNAL FREQUENCY RESPONSE
8
7
2
1
RL = 100Ω to 2.5V
6
0
VO = 1Vp-p
G = +2
G = +1
5
–1
–2
–3
–4
–5
–6
–7
–8
4
VO = 2Vp-p
3
2
1
G = –1
0
–1
–2
0
125
Frequency (25MHz/div)
250
0
250MHz
500MHz
Frequency (50MHz/div)
LARGE-SIGNAL PULSE RESPONSE
VO = 2Vp-p
SMALL-SIGNAL PULSE RESPONSE
4.5
4.1
3.7
3.3
2.9
2.5
2.1
1.7
1.3
0.9
0.5
2.10
2.9
2.8
2.7
2.6
2.5
2.4
2.3
2.2
2.1
2.0
VO = 0.5Vp-p
Time (5ns/div)
Time (5ns/div)
RECOMMENDED RS vs CAPACITIVE LOAD
FREQUENCY RESPONSE vs CAPACITIVE LOAD
70
60
50
40
30
20
10
0
15
12
9
CL = 10pF
CL = 47pF
CL = 22pF
6
+5V
3
806Ω
0.1µF
0
V
IN
V
–3
–6
–9
–12
–15
OPA682
806Ω
O
57.6Ω
R
S
C
1kΩ
L
400Ω
400Ω
(1kΩ is optional)
CL = 100pF
0.1µF
1
10
100
0
100MHz
200MHz
Capacitive Load (pF)
Frequency (20MHz/div)
®
11
OPA682
TYPICAL PERFORMANCE CURVES: VS = +5V (Cont.)
G = +2 and RL = 100Ω to VCM = +2.5V, unless otherwise noted (see Figure 2).
2nd HARMONIC DISTORTION vs FREQUENCY
VO = 2Vp-p
3rd HARMONIC DISTORTION vs FREQUENCY
–40
–50
–60
–70
–80
–90
–40
–50
–60
–70
–80
–90
VO = 2Vp-p
L = 100Ω
RL = 100Ω
R
G = +2
G = –1
G = –1
G = +2
G = +1
G = +1
0.1
1
10
20
0.1
1
10
20
Frequency (MHz)
Frequency (MHz)
3rd HARMONIC DISTORTION vs FREQUENCY
2nd HARMONIC DISTORTION vs FREQUENCY
–40
–50
–60
–70
–80
–90
–40
–50
–60
–70
–80
–90
VO = 2Vp-p
VO = 2Vp-p
RL = 100Ω
RL = 200Ω
RL = 100Ω
RL = 200Ω
RL = 500Ω
RL = 500Ω
Loads to 2.5V
Loads to 2.5V
0.1
1
10
20
0.1
1
10
20
Frequency (MHz)
Frequency (MHz)
TWO-TONE, 3rd-ORDER SPURIOUS LEVEL
dBc = dB Below Carriers
–40
–50
–60
–70
–80
–90
50MHz
20MHz
10MHz
Load Power at Matched 50Ω Load
–14
–12
–10
–8
–6
–4
–2
0
2
Single-Tone Load Power (dBm)
®
12
OPA682
Figure 2 shows the AC coupled, gain of +2, single-supply
circuit configuration used as the basis of the +5V Specifica-
tions and Typical Performance Curves. Though not a “rail-
to-rail” design, the OPA682 requires minimal input and
output voltage headroom compared to other very wideband
current feedback op amps. It will deliver a 3Vp-p output
swing on a single +5V supply with greater than 150MHz
bandwidth. The key requirement of broadband single-supply
operation is to maintain input and output signal swings
within the usable voltage ranges at both the input and the
output. The circuit of Figure 2 establishes an input midpoint
bias using a simple resistive divider from the +5V supply
(two 806Ω resistors). The input signal is then AC-coupled
into this midpoint voltage bias. The input voltage can swing
to within 1.5V of either supply pin, giving a 2Vp-p input
signal range centered between the supply pins. The input
impedance matching resistor (57.6Ω) used for testing is
adjusted to give a 50Ω input match when the parallel
combination of the biasing divider network is included. The
gain resistor (RG) is AC-coupled, giving the circuit a DC
gain of +1—which puts the input DC bias voltage (2.5V) on
the output as well. Again, on a single +5V supply, the output
voltage can swing to within 1V of either supply pin while
delivering more than 80mA output current. A demanding
100Ω load to a midpoint bias is used in this characterization
circuit. The new output stage used in the OPA682 can
deliver large bipolar output currents into this midpoint load
with minimal crossover distortion, as shown by the +5V
supply, 3rd harmonic distortion plots.
APPLICATIONS INFORMATION
WIDEBAND BUFFER OPERATION
The OPA682 gives the exceptional AC performance of a
wideband current feedback op amp with a highly linear, high
power output stage. It features internal RF and RG resistors
which make it easy to select a gain of +2, +1 or –1 without
any external resistors. Requiring only 6mA quiescent cur-
rent, the OPA682 will swing to within 1V of either supply
rail and deliver in excess of 135mA guaranteed at room
temperature. This low output headroom requirement, along
with supply voltage independent biasing, gives remarkable
single (+5V) supply operation. The OPA682 will deliver
greater than 200MHz bandwidth driving a 2Vp-p output into
100Ω on a single +5V supply. Previous boosted output stage
amplifiers have typically suffered from very poor crossover
distortion as the output current goes through zero. The
OPA682 achieves a comparable power gain with much
better linearity. The primary advantage of a current feedback
op amp over a voltage feedback op amp is that AC perfor-
mance (bandwidth and distortion) is relatively independent
of signal gain.
Figure 1 shows the DC coupled, gain of +2, dual power
supply circuit configuration used as the basis of the ±5V
Specifications and Typical Performance Curves. For test
purposes, the input impedance is set to 50Ω with a resistor
to ground and the output impedance is set to 50Ω with a
series output resistor. Voltage swings reported in the speci-
fications are taken directly at the input and output pins while
load powers (dBm) are defined at a matched 50Ω load. For
the circuit of Figure 1, the total effective load will be 100Ω
|| 800Ω = 89Ω. The disable control line (DIS) is typically left
open to guarantee normal amplifier operation. In addition to
the usual power supply decoupling capacitors to ground, a
0.1µF capacitor can be included between the two power
supply pins. This optional added capacitor will typically
improve the 2nd harmonic distortion performance by 3dB to
6dB.
+VS
+5V
+
0.1µF
6.8µF
50Ω Source
0.1µF
806Ω
806Ω
DIS
VIN
VO 100Ω
57.6Ω
VS/2
OPA682
+5V
RF
400Ω
DIS
+
0.1µF
6.8µF
RG
400Ω
50Ω Source
VIN
0.1µF
50Ω Load
50Ω
50Ω
OPA682
FIGURE 2. AC-Coupled, G = +2, Single Supply Specifica-
tion and Test Circuit.
RF
400Ω
SINGLE-SUPPLY A/D CONVERTER INTERFACE
RG
400Ω
Most modern, high performance A/D converters (such as the
Burr-Brown ADS8xx and ADS9xx series) operate on a
single +5V (or lower) power supply. It has been a consider-
able challenge for single-supply op amps to deliver a low
distortion input signal at the ADC input for signal frequen-
0.1µF
6.8µF
+
–5V
FIGURE 1. DC-Coupled, G = +2, Bipolar Supply, Specifi-
cation and Test Circuit.
®
13
OPA682
cies exceeding 5MHz. The high slew rate, exceptional out-
put swing and high linearity of the OPA682 make it an ideal
single-supply ADC driver. Figure 3 shows an example input
interface to a very high performance 10-bit, 60MSPS CMOS
converter.
swing as well. Tested performance at a 20MHz analog input
frequency and a 60MSPS clock rate on the converter gives
> 58dBc SFDR.
WIDEBAND VIDEO MULTIPLEXING
The OPA682 in the circuit of Figure 3 provides 240MHz
bandwidth operating at a signal gain of +2 with a 2Vp-p
output swing. The non-inverting input bias voltage is refer-
enced to the midpoint of the ADC signal range by dividing
off the top and bottom of the internal ADC reference ladder.
With the gain resistor (RG) AC-coupled, this bias voltage
has a gain of +1 to the output, centering the output voltage
One common application for video speed amplifiers which
include a disable pin is to wire multiple amplifier outputs
together, then select which one of several possible video
inputs to source onto a single line. This simple “Wired-OR
Video Multiplexer” can be easily implemented using the
OPA682 as shown in Figure 4.
+5V
+5V
RF
400Ω
RG
ADS823
10-Bit
60MSPS
0.1µF
Clock
400Ω
50Ω
Input
OPA682
2Vp-p
22pF
Input
1Vp-p
0.1µF
CM
2kΩ
DIS
+3.5V
REFT
0.1µF
+2.5V DC Bias
2kΩ
+1.5V
REFB
0.1µF
FIGURE 3. Wideband, AC-Coupled, Single-Supply A/D Driver.
+5V
2kΩ
|
VOUT| < 2.6V
VDIS
+5V
Video 1
DIS
OPA682
75Ω
68.1Ω
–5V
400Ω
400Ω
400Ω
400Ω
75Ω Cable
RG-59
VOUT
+5V
68.1Ω
OPA682
Video 2
DIS
75Ω
–5V
2kΩ
FIGURE 4. Two-Channel Video Multiplexer.
®
14
OPA682
single channel is typically less than ±50mV. Where two
outputs are switched (as shown in Figure 4), the output line
is always under the control of one amplifier or the other due
to the “make-before-break” disable timing. In this case, the
switching glitches for two 0V inputs drop to < 20mV.
Typically, channel switching is performed either on sync or
retrace time in the video signal. The two inputs are approxi-
mately equal at this time. The “make-before-break” disable
characteristic of the OPA682 ensures that there is always
one amplifier controlling the line when using a wired-OR
circuit like that shown in Figure 4. Since both inputs may be
on for a short period during the transition between channels,
the outputs are combined through the output impedance
matching resistors (68.1Ω in this case). When one channel
is disabled, its feedback network forms part of the output
impedance and slightly attenuates the signal in getting out
onto the cable. The matching resistors have been set to get
a signal gain of +1 at the load while providing > 20dB return
loss at the load.
DELAY-EQUALIZED LOWPASS FILTER
The circuit in Figure 5 realizes a 5th-order Butterworth
lowpass filter with a –3dB bandwidth of 20MHz and group
delay equalization. This filter is based on the KRC active
filter topology using amplifiers with a fixed positive gain ≥ 1.
The OPA682 makes a good amplifier for this type of filter.
The first stage is the group delay equalizer, which is based
on a gain of –1. The second stage has a high-Q pole, and uses
a gain of +2 for minimum component sensitivity. The second
stage also produces a real pole. The last stage has a low-Q
pole, and uses a gain of +1 for minimum component sensi-
tivity.
The video multiplexer connection (Figure 4) also insures
that the maximum differential voltage across the inputs of
the unselected channel do not exceed the rated ±1.2V
maximum for standard video signal levels. In any case,
VOUT must be < ±2.6Vp-p in order to not exceed the absolute
maximum differential input voltage (±1.2V) on the disabled
part.
The component values have been pre-distorted to compensate
for the op amps’s parasitic effects. The low-Q pole section
was placed last to minimize noise peaking in the passband,
while maintaining good dynamic range performance.
The section on Disable Operation shows the turn-on and
turn-off switching glitches using a grounded input for a
56pF
400Ω
400Ω
49.9Ω
105Ω
226Ω
VIN
OPA682
220pF
27pF
115Ω
OPA682
400Ω
100pF
400Ω
68pF
95.3Ω
226Ω
VOUT
OPA682
39pF
400Ω
400Ω
(Open)
FIGURE 5. Butterworth LP Filter with Delay Equalization.
®
15
OPA682
PRECISION VOLTAGE BUFFER
OPERATING SUGGESTIONS
The precision buffer in Figure 6 combines the DC precision
and low 1/f noise of the OPA227 with the high speed
performance of the OPA682. The 80.6kΩ resistor makes the
high frequency and low frequency nominal gains equal. The
OPA682 takes over from the OPA227 at approximately 32kHz.
GAIN SETTING
Setting the gain with the OPA682 is very easy. For a gain of
+2, ground the –IN pin and drive the +IN pin with the signal.
For a gain of +1, leave the –IN pin open and drive the +IN
pin with the signal. For a gain of –1, ground the +IN pin and
drive the –IN pin with the signal. Since the internal resistor
values (but not their ratio) change significantly over tem-
perature and process, external resistors should not be used to
modify the gain.
+5V
VIN
OUTPUT CURRENT AND VOLTAGE
VOUT
OPA682
+5V
200Ω
The OPA682 provides output voltage and current capabili-
ties that are unsurpassed in a low cost monolithic op amp.
Under no-load conditions at 25°C, the output voltage typi-
cally swings closer than 1V to either supply rail; the guaran-
teed swing limit is within 1.2V of either rail. Into a 15Ω load
(the minimum tested load), it is guaranteed to deliver more
than ±135mA.
80.6kΩ
200Ω
400Ω
400Ω
2.7nF
OPA227
–5V
–5V
2.7nF
The specifications described above, though familiar in the
industry, consider voltage and current limits separately. In
many applications, it is the voltage x current, or V-I product,
which is more relevant to circuit operation. Refer to the
“Output Voltage and Current Limitations” plot in the Typical
Performance Curves. The X and Y axes of this graph show
the zero-voltage output current limit and the zero-current
output voltage limit, respectively. The four quadrants give a
more detailed view of the OPA682’s output drive capabili-
ties, noting that the graph is bounded by a “Safe Operating
Area” of 1W maximum internal power dissipation. Superim-
posing resistor load lines onto the plot shows that the
OPA682 can drive ±2.5V into 25Ω or ±3.5V into 50Ω
without exceeding the output capabilities or the 1W dissipa-
tion limit. A 100Ω load line (the standard test circuit load)
shows the full ±3.9V output swing capability, as shown in
the Typical Specifications.
FIGURE 6. Precision Wideband, Unity Gain Buffer.
DESIGN-IN TOOLS
DEMONSTRATION BOARDS
Several PC boards are available to assist in the initial
evaluation of circuit performance using the OPA682 in its
three package styles. All of these are available free as an
unpopulated PC board delivered with descriptive documen-
tation. The summary information for these boards is shown
in the table below.
BOARD
PART
NUMBER
LITERATURE
REQUEST
NUMBER
PRODUCT
PACKAGE
OPA682P
OPA682U
OPA682N
8-Pin DIP
8-Lead SO-8
6-Lead SOT23-6 DEM-OPA68xN
DEM-OPA68xP
DEM-OPA68xU
MKT-350
MKT-351
MKT-348
The minimum specified output voltage and current over
temperature are set by worst-case simulations at the cold
temperature extreme. Only at cold startup will the output
current and voltage decrease to the numbers shown in the
guaranteed tables. As the output transistors deliver power,
their junction temperatures will increase, decreasing their
VBE’s (increasing the available output voltage swing) and
increasing their current gains (increasing the available out-
put current). In steady-state operation, the available output
voltage and current will always be greater than that shown in
the over-temperature specifications since the output stage
junction temperatures will be higher than the minimum
specified operating ambient.
Contact the Burr-Brown applications support line to request
any of these boards.
MACROMODELS AND APPLICATIONS SUPPORT
Computer simulation of circuit performance using SPICE is
often useful when analyzing the performance of analog
circuits and systems. This is particularly true for video and
RF amplifier circuits where parasitic capacitance and induc-
tance can have a major effect on circuit performance. A
SPICE model for the OPA682 is available through the Burr-
Brown Internet web page (http://www.burr-brown.com).
These models do a good job of predicting small-signal AC
and transient performance under a wide variety of operating
conditions. They do not do as well in predicting the har-
monic distortions, temperature or dG/dφ characteristics. These
models do not attempt to distinguish between the package
types in their small-signal AC performance.
To maintain maximum output stage linearity, no output
short-circuit protection is provided. This will not normally
be a problem since most applications include a series match-
ing resistor at the output that will limit the internal power
dissipation if the output side of this resistor is shorted to
ground. However, shorting the output pin directly to the
adjacent positive power supply pin will, in most cases,
destroy the amplifier. If additional short-circuit protection is
required, consider a small series resistor in the power supply
®
16
OPA682
leads. This will, under heavy output loads, reduce the avail-
able output voltage swing. A5Ω series resistor in each power
supply lead will limit the internal power dissipation to less
than 1W for an output short circuit while decreasing the
available output voltage swing only 0.5V for up to 100mA
desired load currents. Always place the 0.1µF power supply
decoupling capacitors after these supply current limiting
resistors directly on the supply pins.
Curves show the 2nd harmonic increasing at a little less than
the expected 2X rate while the 3rd harmonic increases at a
little less than the expected 3X rate. Where the test power
doubles, the difference between it and the 2nd harmonic
decreases less than the expected 6dB while the difference
between it and the 3rd decreases by less than the expected
12dB. This also shows up in the 2-tone, 3rd-order
intermodulation spurious (IM3) response curves. The 3rd-
order spurious levels are extremely low at low output power
levels. The output stage continues to hold them low even as
the fundamental power reaches very high levels. As the
Typical Performance Curves show, the spurious
intermodulation powers do not increase as predicted by a
traditional intercept model. As the fundamental power level
increases, the dynamic range does not decrease significantly.
For two tones centered at 20MHz, with 10dBm/tone into a
matched 50Ω load (i.e., 2Vp-p for each tone at the load, which
requires 8Vp-p for the overall 2-tone envelope at the output
pin), the Typical Performance Curves show 62dBc difference
between the test-tone power and the 3rd-order intermodulation
spurious levels. This exceptional performance improves fur-
ther when operating at lower frequencies.
DRIVING CAPACITIVE LOADS
One of the most demanding and yet very common load
conditions for an op amp is capacitive loading. Often, the
capacitive load is the input of an A/D converter—including
additional external capacitance which may be recommended
to improve A/D linearity. A high-speed amplifier like the
OPA682 can be very susceptible to decreased stability and
frequency response peaking when a capacitive load is placed
directly on the output pin. When the amplifier’s open-loop
output resistance is considered, this capacitive load intro-
duces an additional pole in the signal path that can decrease
the phase margin. Several external solutions to this problem
have been suggested. When the primary considerations are
frequency response flatness, pulse response fidelity and/or
distortion, the simplest and most effective solution is to
isolate the capacitive load from the feedback loop by inserting
a series isolation resistor between the amplifier output and the
capacitive load. This does not eliminate the pole from the loop
response, but rather shifts it and adds a zero at a higher
frequency. The additional zero acts to cancel the phase lag
from the capacitive load pole, thus increasing the phase
margin and improving stability.
NOISE PERFORMANCE
The OPA682 offers an excellent balance between voltage and
current noise terms to achieve low output noise. The inverting
current noise (15pA/√Hz) is significantly lower than earlier
solutions while the input voltage noise (2.2nV√Hz) is lower
than most unity gain stable, wideband, voltage feedback op
amps. This low input voltage noise was achieved at the price
of higher non-inverting input current noise (12pA/√Hz). As
long as the AC source impedance looking out of the non-
inverting node is less than 100Ω, this current noise will not
contribute significantly to the total output noise. The op amp
input voltage noise and the two input current noise terms
combine to give low output noise for the gain settings,
available using the OPA682. Figure 7 shows the op amp noise
analysis model with all the noise terms included. In this
model, all noise terms are taken to be noise voltage or current
density terms in either nV/√Hz or pA/√Hz.
The Typical Performance Curves show the recommended RS
vs Capacitive Load and the resulting frequency response at
the load. Parasitic capacitive loads greater than 2pF can begin
to degrade the performance of the OPA682. Long PC board
traces, unmatched cables, and connections to multiple devices
can easily cause this value to be exceeded. Always consider
this effect carefully, and add the recommended series resistor
as close as possible to the OPA682 output pin (see Board
Layout Guidelines).
The total output spot noise voltage can be computed as the
square root of the sum of all squared output noise voltage
contributors. Equation 1 shows the general form for the output
noise voltage using the terms shown in Figure 7.
DISTORTION PERFORMANCE
The OPA682 provides good distortion performance into a
100Ω load on ±5V supplies. Relative to alternative solutions,
it provides exceptional performance into lighter loads and/or
operating on a single +5V supply. Generally, until the funda-
mental signal reaches very high frequency or power levels, the
2nd harmonic will dominate the distortion with a negligible
3rd harmonic component. Focusing then on the 2nd harmonic,
increasing the load impedance improves distortion directly.
Remember that the total load includes the feedback network-
in the non-inverting configuration (Figure 1) this is the sum of
RF + RG, while in the inverting configuration it is just RF.Also,
providing an additional supply decoupling capacitor (0.1µF)
between the supply pins (for bipolar operation) improves the
2nd-order distortion slightly (3dB to 6dB).
ENI
EO
OPA682
RS
IBN
ERS
RF
√4kTRS
√4kTRF
IBI
RG
4kT
RG
4kT = 1.6E –20J
at 290°K
In most op amps, increasing the output voltage swing in-
creases harmonic distortion directly. The Typical Performance
FIGURE 7. Noise Model.
®
17
OPA682
pin is left unconnected, the OPA682 will operate normally.
To disable, the control pin must be asserted low. Figure 8
shows a simplified internal circuit for the disable control
feature.
Eq.1
2
2
2
EO
=
ENI + IBNRS + 4kTRS NG2 + IBIRF + 4kTRFNG
(
)
(
)
(
)
Dividing this expression by the noise gain (NG = (1+RF/RG))
will give the equivalent input-referred spot noise voltage at
the non-inverting input as shown in Equation 2.
+VS
Eq. 2
15kΩ
2
IBIRF
NG
4kTRF
NG
2
2
EN
=
ENI + IBNRS + 4kTRS +
+
(
)
Q1
Evaluating these two equations for the OPA682 circuit and
component values shown in Figure 1 will give a total output
spot noise voltage of 8.4nV/√Hz and a total equivalent input
spot noise voltage of 4.2nV/√Hz. This total input-referred
spot noise voltage is higher than the 2.2nV/√Hz specifica-
tion for the op amp voltage noise alone. This reflects the
noise added to the output by the inverting current noise times
the feedback resistor.
25kΩ
110kΩ
IS
VDIS
Control
–VS
FIGURE 8. Simplified Disable Control Circuit.
In normal operation, base current to Q1 is provided through
the 110kΩ resistor while the emitter current through the
15kΩ resistor sets up a voltage drop that is inadequate to turn
on the two diodes in Q1’s emitter. As VDIS is pulled low,
additional current is pulled through the 15kΩ resistor even-
tually turning on these two diodes (≈ 100µA). At this point,
any further current pulled out of VDIS goes through those
diodes holding the emitter-base voltage of Q1 at approxi-
mately zero volts. This shuts off the collector current out of
Q1, turning the amplifier off. The supply current in the
disable mode is only that required to operate the circuit of
Figure 8. Additional circuitry ensures that turn-on time
occurs faster than turn-off time (make-before-break).
DC ACCURACY
The OPA682 provides exceptional bandwidth in high gains,
giving fast pulse settling but only moderate DC accuracy.
The Typical Specifications show an input offset voltage
comparable to high speed voltage feedback amplifiers. How-
ever, the two input bias currents are somewhat higher and
are unmatched. Bias current cancellation techniques will not
reduce the output DC offset for OPA682. Since the two input
bias currents are unrelated in both magnitude and polarity,
matching the source impedance looking out of each input to
reduce their error contribution to the output is ineffective.
Evaluating the configuration of Figure 1, using worst-case
+25°C input offset voltage and the two input bias currents,
gives a worst-case output offset range equal to:
When disabled, the output and input nodes go to a high
impedance state. If the OPA682 is operating in a gain of +1,
this will show a very high impedance (4pF || 1MΩ) at the
output and exceptional signal isolation. If operating at a gain
of +2, the total feedback network resistance (RF + RG) will
appear as the impedance looking back into the output, but
the circuit will still show very high forward and reverse
isolation. If configured at a gain of –1 the input and output
will be connected through the feedback network resistance
(RF + RG) giving relatively poor input to output isolation.
±(NG • VOS(max)) + (IBN • RS/2 • NG) ± (IBI • RF)
where NG = non-inverting signal gain
= ±(2 • 5.0mV) + (55µA • 25Ω • 2) ± (480Ω • 40µA)
= ±10mV + 2.8mV ± 19.2mV
= –26.4mV → +32.0mV
Minimizing the resistance seen by the non-inverting input
will give the best DC offset performance.
One key parameter in disable operation is the output glitch
when switching in and out of the disabled mode. Figure 9
shows these glitches for the circuit of Figure 1 with the input
signal set to zero volts. The glitch waveform at the output pin
is plotted along with the DIS pin voltage.
For significantly improved DC accuracy, consider the preci-
sion buffer circuit shown in Figure 6.
DISABLE OPERATION
The OPA682 provides an optional disable feature that may
be used either to reduce system power or to implement a
simple channel multiplexing operation. If the DIS control
®
18
OPA682
Although this is still well below the specified maximum
junction temperature, system reliability considerations may
require lower guaranteed junction temperatures. Remember,
this is a worst-case internal power dissipation-use your
actual signal and load to compute PDL. The highest possible
internal dissipation will occur if the load requires current to
be forced into the output for positive output voltages or
sourced from the output for negative output voltages. This
puts a high current through a large internal voltage drop in
the output transistors. The Output Voltage and Current Limi-
tations plot shown in the Typical Performance Curves in-
clude a boundary for 1W maximum internal power dissipa-
tion under these conditions.
40
20
Output Voltage
(0V Input)
0
–20
–40
4.8V
VDIS
0.2V
Time (20ns/div)
BOARD LAYOUT GUIDELINES
FIGURE 9. Disable/Enable Glitch.
Achieving optimum performance with a high frequency
amplifier like the OPA682 requires careful attention to board
layout parasitics and external component types. Recommen-
dations that will optimize performance include:
The transition edge rate (dV/dt) of the DIS control line will
influence this glitch. For the plot of Figure 9, the edge rate
was reduced until no further reduction in glitch amplitude
was observed. This approximately 1V/ns maximum slew
rate may be achieved by adding a simple RC filter into the
VDIS pin from a higher speed logic line. If extremely fast
transition logic is used, a 2kΩ series resistor between the
logic gate and the DIS input pin will provide adequate
bandlimiting using just the parasitic input capacitance on the
DIS pin while still ensuring an adequate logic level swing.
a) Minimize parasitic capacitance to any AC ground for
all of the signal I/O pins. Parasitic capacitance on the
output pin can cause instability: on the non-inverting input,
it can react with the source impedance to cause unintentional
bandlimiting. To reduce unwanted capacitance, a window
around the signal I/O pins should be opened in all of the
ground and power planes around those pins. Otherwise,
ground and power planes should be unbroken elsewhere on
the board.
THERMAL ANALYSIS
b) Minimize the distance (< 0.25") from the power sup-
ply pins to high frequency 0.1µF decoupling capacitors.
At the device pins, the ground and power plane layout
should not be in close proximity to the signal I/O pins. Avoid
narrow power and ground traces to minimize inductance
between the pins and the decoupling capacitors. The power
supply connections (on pins 4 and 7) should always be
decoupled with these capacitors. An optional supply
decoupling capacitor across the two power supplies (for
bipolar operation) will improve 2nd harmonic distortion
performance. Larger (2.2µF to 6.8µF) decoupling capaci-
tors, effective at lower frequency, should also be used on the
main supply pins. These may be placed somewhat farther
from the device and may be shared among several devices in
the same area of the PC board.
Due to the high output power capability of the OPA682,
heatsinking or forced airflow may be required under extreme
operating conditions. Maximum desired junction tempera-
ture will set the maximum allowed internal power dissipa-
tion as described below. In no case should the maximum
junction temperature be allowed to exceed 175°C.
Operating junction temperature (TJ) is given by TA + PD • θJA.
The total internal power dissipation (PD) is the sum of
quiescent power (PDQ) and additional power dissipated in
the output stage (PDL) to deliver load power. Quiescent
power is simply the specified no-load supply current times
the total supply voltage across the part. PDL will depend on
the required output signal and load but would, for a grounded
resistive load, be at a maximum when the output is fixed at
a voltage equal to 1/2 either supply voltage (for equal bipolar
c) Careful selection and placement of external compo-
nents will preserve the high frequency performance of
the OPA682. Any external resistors should be a very low
reactance type. Surface-mount resistors work best and allow
a tighter overall layout. Metal-film and carbon composition,
axially-leaded resistors can also provide good high fre-
quency performance. Again, keep their leads and PC board
trace length as short as possible. Never use wirewound type
resistors in a high frequency application. All external com-
ponents should also be placed close to the package.
2
supplies). Under this condition PDL = VS /(4 • RL) where RL
includes feedback network loading.
Note that it is the power in the output stage and not in the
load that determines internal power dissipation.
As a worst-case example, compute the maximum TJ using an
OPA682N (SOT23-6 package) in the circuit of Figure 1
operating at the maximum specified ambient temperature of
+85°C and driving a grounded 20Ω load to +2.5V DC:
PD = 10V • 7.2mA + 52/(4 • (20Ω || 800Ω)) = 392mW
Maximum TJ = +85°C + (0.39W • 150°C/W) = 144°C
®
19
OPA682
d) Connections to other wideband devices on the board
may be made with short direct traces or through on-
board transmission lines. For short connections, consider
the trace and the input to the next device as a lumped
capacitive load. Relatively wide traces (50mils to 100mils)
should be used, preferably with ground and power planes
opened up around them. Estimate the total capacitive load
and set RS from the plot of recommended RS vs Capacitive
Load. Low parasitic capacitive loads (< 5pF) may not need
an RS since the OPA682 is nominally compensated to
operate with a 2pF parasitic load. If a long trace is required,
and the 6dB signal loss intrinsic to a doubly-terminated
transmission line is acceptable, implement a matched im-
pedance transmission line using microstrip or stripline tech-
niques (consult an ECL design handbook for microstrip and
stripline layout techniques). A 50Ω environment is normally
not necessary on board, and in fact, a higher impedance
environment will improve distortion as shown in the Distor-
tion vs Load plots. With a characteristic board trace imped-
ance defined based on board material and trace dimensions,
a matching series resistor into the trace from the output of
the OPA682 is used as well as a terminating shunt resistor at
the input of the destination device. Remember also that the
terminating impedance will be the parallel combination of
the shunt resistor and the input impedance of the destination
device: this total effective impedance should be set to match
the trace impedance. The high output voltage and current
capability of the OPA682 allows multiple destination de-
vices to be handled as separate transmission lines, each with
their own series and shunt terminations. If the 6dB attenua-
tion of a doubly-terminated transmission line is unaccept-
able, a long trace can be series-terminated at the source end
only. Treat the trace as a capacitive load in this case and set
the series resistor value as shown in the plot of RS vs
Capacitive Load. This will not preserve signal integrity as
well as a doubly-terminated line. If the input impedance of
the destination device is low, there will be some signal
attenuation due to the voltage divider formed by the series
output into the terminating impedance.
e) Socketing a high speed part like the OPA682 is not
recommended. The additional lead length and pin-to-pin
capacitance introduced by the socket can create an ex-
tremely troublesome parasitic network which can make it
almost impossible to achieve a smooth, stable frequency
response. Best results are obtained by soldering the OPA682
onto the board. If socketing for the DIP package is desired,
high frequency flush-mount pins (e.g., McKenzie Technol-
ogy #710C) can give good results.
INPUT AND ESD PROTECTION
The OPA682 is built using a very high speed complementary
bipolar process. The internal junction breakdown voltages
are relatively low for these very small geometry devices.
These breakdowns are reflected in the Absolute Maximum
Ratings table. All device pins have limited ESD protection
using internal diodes to the power supplies as shown in
Figure 10.
These diodes provide moderate protection to input overdrive
voltages above the supplies as well. The protection diodes
can typically support 30mAcontinuous current. Where higher
currents are possible (e.g., in systems with ±15V supply
parts driving into the OPA682), current-limiting series resis-
tors should be added into the two inputs. Keep these resistor
values as low as possible since high values degrade both
noise performance and frequency response.
+VCC
External
Pin
Internal
Circuitry
–VCC
FIGURE 10. Internal ESD Protection.
®
20
OPA682
PACKAGE OPTION ADDENDUM
www.ti.com
30-Mar-2005
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
OPA682N/250
OPA682N/3K
OPA682P
OBSOLETE SOT-23
OBSOLETE SOT-23
DBV
DBV
P
6
6
8
8
8
TBD
TBD
TBD
TBD
TBD
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
OBSOLETE
OBSOLETE
OBSOLETE
PDIP
SOIC
SOIC
OPA682U
D
OPA682U/2K5
D
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS
&
no Sb/Br)
-
please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明