ML22460 [ROHM]
AB类功放内置型;
| 型号： | ML22460 |
| 厂家： | 
ROHM |
| 描述： | AB类功放内置型 |
| 文件： | 总72页 (文件大小：2176K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Dear customer
LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the 1st day of October,
2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which
LAPIS established a new company, LAPIS Technology Co., Ltd. (“LAPIS
Technology”) and LAPIS Technology succeeded LAPIS Semiconductor’s LSI business.
Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor"
and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."
Furthermore, there are no changes to the documents relating to our products other than
the company name, the company trademark, logo, etc.
Thank you for your understanding.
LAPIS Technology Co., Ltd.
October 1, 2020
FEDL22420-08
Issue Date: Sep.1, 2017
ML22420MB/ML22460MB
Speech Synthesis LSI with Serial ROM Interface Including 4-Channel Mixing Function
GENERAL DESCRIPTION
ML22420 and ML22460 are voice synthesis LSIs with serial interface to the external ROM that stores voice
data.
These LSIs include edit ROM, ADPCM2 decoder, 16-bit DA converter, low pass filter and monaural speaker
amplifier. Also, ML22420 supports the synchronous serial interface and ML22460 supports the I2C interface.
By integrating all the functions required for voice output into a single chip, these LSIs can be more easily
incorporated in compact portable devices.
•Maximum External ROM capacity:
•External ROM capacity and maximum vocal reproduction time:
(at the case of 4-bit ADPCM2 algorithm)
Maximum vocal reproduction time (sec)
128Mbits
External
ROM capacity
128 Mbits
FS = 4.0 kHz
FS = 8.0 kHz
4,192
FS = 16 kHz
8,384
4,190
1,044
2,096
1,047
261
64 Mbits
16 Mbits
2,095
522
•Voice synthesis method:
4-bit ADPCM2
8-bit Nonlinear PCM
8-bit PCM, 16-bit PCM
Can be specified for each phrase.
•Sampling frequency(FS):
4.0 / 5.3 / 6.4 / 8.0 / 10.6 / 12.0 / 12.8 / 16.0 / 21.3 / 24.0 / 25.6 / 32.0 /
48.0 kHz
FS can be specified for each phrase.
•Built-in low-pass filter and 16-bit DA converter
•Speaker driving amplifier:
0.7 W (when Z=8Ω , DVDD=5 V, Ta=25°C)
2ch analog inputs (internal: 1ch, external: 1ch)
3-wired serial clock-synchronized (ML22420)
I2C interface (ML22460)
•CPU command interface:
•Maximum number of phrases:
•Volume control:
1024 phrases from 000h to 3FFh
32 levels (OFF is included) can be set by CVOL command.
50 levels (OFF is included) can be set by AVOL command.
LOOP commands
•Repeat function:
•4-channel mixing function:
•Master clock frequency:
•Power supply voltage:
•Operating temperature range:
•Package:
Available when FS for each channel is 16kHz or less
4.096 MHz
2.7 V to 5.5 V
–40°C to +85°C
30-pins plastic SSOP (P-SSOP30-56-0.65-ZK6)
•Product name:
ML22420, ML22460
1/71
FEDL22420-08
ML22420MB/ ML22460MB
The following table shows the differences among the other speech synthesis LSIs.
Item
MSM9841
Parallel
ML2240
Parallel/Serial
←
ML22420/460
CPU interface
Voice memory
Memory interface
Serial/I2C
←
Serial
external
8/16-bits parallel
8-bits parallel
4-bit ADPCM2
8-bit nonlinear PCM
8-bit straight PCM
16-bit straight PCM
Voice synthesis
algorithm
←
←
Maximum number
of phrases
-
256
1024
4.0/ 5.3/ 6.4/
8.0/ 10.7/ 12.8/
16.0
4.0/5.3/6.4/8.0/10.6/
12.0/12.8/16.0/21.3/
24.0/25.6/32.0/48.0
Sampling
frequency (kHz)
4.0/ 6.4/ 8.0/
12.8/ 16.0/ 32.0
4.096MHz
(with a built-in crystal
oscillator circuit)
14 bits
Clock frequency
←
←
←
D/A converter
Low-pass filter
Speaker driving
amplifier
16 bits
←
Built-in 0.7W
(8Ω, DVDD = 5 V)
←
2nd order comb. filter FIR interpolation filter
N.A.
N.A.
Edit ROM function
Simultaneous
sound production
function (mixing
function)
Available
←
Monaural
4-channels
←
Volume control
8 levels
N.A.
29 levels
20 ms to 1024 ms
(4 ms step)
←
32 levels
Silence insertion
←
←
Repeat function
Silent interval for
seam during
continuous
Available
No
(Seamless)
←
←
playback (*1)
Power supply
voltage
2.7 V to 5.5 V
56-pins QFP
←
←
Package
80-pins TQFP
30-pins SSOP
*1: Continuous playback as shown below is possible.
(Playback method: 8-bit straight PCM, 8-bit non-linear PCM, 16-bit straight PCM)
1 phrase
1 phrase
No silent interval
2/71
FEDL22420-08
ML22420MB/ ML22460MB
BLOCK DIAGRAMS
(ML22420MB : Synchronous serial interface)
PSCK PCSB PSI PSO
DVDD
Serial ROM
Interface
Address Controller
Multiplexer
DGND
VDDL
Phrase Address
Address Counter
Latch
ADPCM Synthesizer
PCM Synthesizer
LPF
CSB
SCK
I/O
Interface
SI
SO
CBUSYB
DIPH
Timing
Controller
TESTI
RESETB
16bit DAC
TESTO
(0, 1, 2)
OSC
SP-AMP
XT XTB
SPVDD SPGND AIN SPM SPP
SG
(ML22460MB : I2C interface)
PSCK PCSB PSI PSO
DVDD
Serial ROM
Interface
Address Controller
Multiplexer
DGND
VDDL
Phrase Address
Latch
Address Counter
ADPCM Synthesizer
PCM Synthesizer
LPF
SAD2
SAD1
I/O
SAD0
SCL
Interface
SDA
Timing
Controller
CBUSYB
TESTI
16bit DAC
RESETB
TESTO
(0, 1, 2)
OSC
SP-AMP
XT XTB
SPVDD SPGND AIN SPM SPP
SG
3/71
FEDL22420-08
ML22420MB/ ML22460MB
PIN CONFIGURATIONS (TOP VIEW)
(ML22420MB : Synchronous serial interface)
AIN
TESTI
RESETB
TESTO0
DIPH
TESTO1
TESTO2
DGND
1
2
3
4
5
6
7
8
9
30 SPM
29 SPP
28 SPGND
27 SPVDD
26 SG
25 PCSB
24 PSCK
23 NC
CSB
SCK 10
SI 11
22 DVDD
21 VDDL
20 NC
SO 12
19 PSI
CBUSYB 13
DGND 14
XT 15
18 PSO
17 DVDD
16 XTB
NC:No Connection
30-Pin Plastic SSOP
(ML22460MB : I2C interface)
AIN
TESTI
1
2
3
4
5
6
7
8
9
30 SPM
29 SPP
28 SPGND
27 SPVDD
26 SG
25 PCSB
24 PSCK
23 NC
RESETB
TESTO0
SAD0
TESTO1
TESTO2
DGND
SAD1
SCL 10
SDA 11
22 DVDD
21 VDDL
20 NC
SAD2 12
CBUSYB 13
DGND 14
XT 15
19 PSI
18 PSO
17 DVDD
16 XTB
NC:No Connection
30-Pin Plastic SSOP
4/71
FEDL22420-08
ML22420MB/ ML22460MB
PIN DESCRIPTION (COMMON TO ALL PRODUCTS)
Initial value
Pin
1
Symbol
AIN
I/O
I
Description
(*1)
0
Input pin for speaker amplifier.
Input pin for testing.
2
TESTI
I
0
Fix this pin to “L” level (DGND level). This pin has a pull-down resistor
built in.
Input pin for reset.
At the “L” level, the LSI enters initial state. During reset, the entire
circuitry stops and enters power down state. Input “L” level when
power is supplied. After the power supply voltage is stable, drive this
pin to “H” level. Then the entire circuitry can be powered up.
This pin has a pull-up resistor built in.
0
(*2)
3
RESETB
I
TESTO
(0,1,2)
DGND
Output pins for testing.
Leave these pins open.
4,6,7
8,14
O
Hi-Z
—
—
Ground pins for logic circuitry.
Output pin for command processing status.
13
CBUSYB
O
1
This pin outputs “L” level during command processing. Any command
should be entered when this pin is “H” level.
Connect to the crystal or ceramic resonator.
A feedback resistor around 1 MΩ is built in between this pin and the
XTB pin. Use this pin if need to use an external clock.
If the resonator is used, connect it as close to this pin as possible.
Connect to the crystal or ceramic resonator.
When to use an external clock, leave this pin open.
If the resonator is used, connect it as close to this pin as possible.
Power supply pins for logic circuitry.
15
XT
I
0
16
XTB
O
1
17, 22
DVDD
—
—
Connect a capacitor of 0.1µF or more between these pins and DGND
pins.
18
19
PSO
PSI
O
I
1
Serial data output pin for voice ROM interface.
Serial data input pin for voice ROM interface.
Hi-Z
20,23
N.C.
Non connected pins. Leave these pins open.
Regulator output pin for internal logic circuitry.
Connect a capacitor recommended between this pin and DGND pin.
Clock output pin for voice ROM interface.
21
24
25
VDDL
—
O
O
—
1
PSCK
PCSB
Chip select output pin for voice ROM interface.
At the “L” level, ROM access is available.
1
Reference voltage output pin for the speaker amplifier built-in.
Connect a capacitor recommended between this pin and DGND pin.
Power supply pin for the speaker amplifier.
Connect a bypass capacitor of 0.1µF or more between this pin and
SPGND pin.
26
27
SG
—
—
0
SPVDD
—
28
29
30
SPGND
SPP
—
O
O
—
0
Ground pin for the speaker amplifier.
Positive(+) output pin of the speaker amplifier built-in.
Serves as the LINE output (*3), if built-in speaker amplifier is not used.
Negative(-) output pin of the speaker amplifier built-in.
SPM
Hi-Z
*1: Indicate the initial value during reset input or power down.
*2: “H” during power down.
*3: Output a voice signal before amplified by the speaker amplifier built-in.
5/71
FEDL22420-08
ML22420MB/ ML22460MB
PIN DESCRIPTION (FOR ML22420 SYNCHRONOUS SERIAL INTERFACE)
Initial value
(*1)
Pin
Symbol
I/O
Description
Set pin of the SCK clock edge.
When this pin is “L” level, rising edge is available for input(SI) and falling
edge is available for output(SO).
5
DIPH
I
0
When this pin is “H” level, falling edge is available for input(SI) and rising
edge is available for output(SO).
Chip select pin.
9
CSB
SCK
I
I
1
0
At the “L” level, data input/output is available.
Synchronous clock input pin for serial interface.
Input pin of synchronous serial data.
10
When the DIPH pin is “L” level, data is shifted in at the rising edges of
the SCK clock pulses.
When the DIPH pin is “H” level, data is shifted in at the falling edges of
the SCK clock pulses.
11
12
SI
I
0
Output pin of synchronous serial data.
When the DIPH pin is “L” level, data is output at the falling edges of the
SCK clock pulses.
When the DIPH pin is “H” level, data is output at the rising edges of the
SCK clock pulses.
SO
O
Hi-Z
When the CSB pin is “H” level, this pin is Hi-Z state.
*1: Indicate the initial value during reset or power down.
PIN DESCRIPTION (FOR ML22460 I2C INTERFACE)
Initial value
Pin
Symbol
SAD0
I/O
Description
(*1)
5, 9, 12 SAD1
SAD2
I
I
0
Set pin of the slave address.
Clock input pin for I2C serial interface.
This pin should be connected to pull-up resistor.
Input/output pin for I2C serial data.
Use for setting the mode of write/read and writing address, writing data
or reading data.
This pin should be connected to pull-up resistor.
(N-ch MOS) open drain, when output mode.
High impedance(Hi-Z), when input mode.
10
SCL
SDA
0
11
IO
0
*1: Indicate the initial value during reset or power down.
6/71
FEDL22420-08
ML22420MB/ ML22460MB
ABSOLUTE MAXIMUM RATINGS
(DGND = SPGND = 0 V, Ta = 25°C)
Parameter
Symbol
DVDD
SPVDD
VIN
Condition
—
Rating
Unit
,
Power supply voltage
−0.3 to +7.0
V
Input voltage
−0.3 to DVDD+0.3
V
—
Power dissipation
PD
938
mW
Applies to all pins except
SPM, SPP and VDDL pins.
10
mA
mA
Output short-circuit
current
IOS
Applies to SPM and SPP
pins.
300
Applies to VDDL pin.
—
50
mA
°C
Storage temperature
TSTG
−55 to +150
RECOMMENDED OPERATING CONDITIONS
(DGND = SPGND = 0 V)
Range Unit
Parameter
Symbol
DVDD
SPVDD
TOP
Condition
,
Power supply voltage
Operating temperature
—
—
2.7 to 5.5
V
−40 to +85
Typ.
°C
Min.
3.5
Max.
4.5
Master clock frequency
fOSC
—
—
MHz
pF
4.096
External capacitors for
crystal oscillator
Cd, Cg
15
30
45
7/71
FEDL22420-08
ML22420MB/ ML22460MB
ELECTRICAL CHARACTERISTICS
DC Characteristics (for the 3V applications)
DVDD = SPVDD = 2.7 to 3.6 V, DGND = AGND = 0 V, Ta = −40 to +85°C
Parameter
“H” input voltage
“L” input voltage
Symbol
VIH
Condition
—
Min.
Typ.
—
Max.
DVDD
0.14×DVDD
—
Unit
V
0.86×DVDD
VIL
—
0
DVDD−0.4
DVDD−0.4
—
—
V
“H” output voltage 1
“H” output voltage 2 (*1)
“L” output voltage 1
“L” output voltage 2 (*1)
“L” output voltage 3 (*2)
“H” input current 1
“H” input current 2 (*3)
“H” input current 3 (*4)
“L” input current 1
“L” input current 2 (*3)
“L” input current 3 (*5)
“H” output leak current 3
(*6)
VOH1
VOH2
VOL1
VOL2
VOL3
IIH1
IOH = −1 mA
IOH = −50 µA
IOL = 2 mA
IOL = 50 µA
IOL = 3 mA
VIH = DVDD
VIH = DVDD
VIH = DVDD
VIL = GND
VIL = GND
VIL = GND
—
V
—
—
V
—
0.4
V
—
—
0.4
V
—
—
0.4
V
—
—
10
µA
µA
µA
µA
µA
µA
IIH2
0.3
2.0
30
—
15
IIH3
2
200
—
IIL1
−10
−15
−200
IIL2
−2.0
−30
−0.3
−2
IIL3
IILOH
IILOL
IDD
VOH = DVDD
VOL = GND
—
−10
—
—
—
—
10
—
20
µA
µA
“L” output leak current 3
(*6)
Supply current during
playback
f
OSC = 4.096 MHz
No output load
mA
Ta = −40 to +40°C
Ta = −40 to +85°C
—
—
1
1
10
20
µA
µA
Power-down supply
current
IDDS
*1: Applies to the XTB pin.
*2: Applies to the SCL and SDA pins.
*3: Applies to the XT pin.
*4: Applies to the TESTI pin.
*5: Applies to the RESETB pin.
*6: Applies to the TESTO(0, 1 and 2) pins.
8/71
FEDL22420-08
ML22420MB/ ML22460MB
DC Characteristics (for the 5V applications)
DVDD = SPVDD = 4.5 to 5.5 V, DGND = SPGND = 0 V, Ta = −40 to +85°C
Parameter
“H” input voltage
“L” input voltage
Symbol
VIH
Condition
—
Min.
0.8×DVDD
0
Typ.
—
Max.
DVDD
0.2×DVDD
—
Unit
V
VIL
—
—
V
“H” output voltage 1
“H” output voltage 2 (*1)
“L” output voltage 1
“L” output voltage 2 (*1)
“L” output voltage 3 (*2)
“H” input current 1
“H” input current 2 (*3)
“H” input current 3 (*4)
“L” input current 1
“L” input current 2 (*3)
“L” input current 3 (*5)
“L” output leak current 2
(*6)
VOH1
VOH2
VOL1
VOL2
VOL3
IIH1
IOH = −1 mA
IOH = −50µA
IOL = 2 mA
IOL = 50 µA
IOL = 3 mA
VIH = DVDD
VIH = DVDD
VIH = DVDD
VIL = GND
VIL = GND
VIL = GND
DVDD−0.4
DVDD−0.4
—
—
V
—
—
V
—
0.4
V
—
—
0.4
V
—
—
0.4
V
—
—
10
µA
µA
µA
µA
µA
µA
IIH2
0.8
5.0
100
—
20
IIH3
20
400
—
IIL1
−10
−20
−400
IIL2
−5.0
−100
−0.8
−20
IIL3
IILOH
IILOL
IDD
VOH = DVDD
VOL = GND
—
−10
—
—
—
—
10
—
25
µA
µA
“L” output leak current 3
(*6)
Supply current during
playback
f
OSC = 4.096 MHz
No output load
mA
Power-down supply
current
Ta = −20 to +40°C
Ta = −20 to +85°C
—
—
1
1
15
30
µA
µA
IDDS
*1: Applies to the XTB pin.
*2: Applies to the SCL and SDA pins.
*3: Applies to the XT pin.
*4: Applies to the TESTI pin.
*5: Applies to the RESETB pin.
*6: Applies to the TESTO(0, 1 and 2) pins.
9/71
FEDL22420-08
ML22420MB/ ML22460MB
Characteristics of Analog Circuitry (for the 3V applications)
DVDD = SPVDD = 2.7 to 3.6 V, DGND = SPGND = 0 V, Ta = −40 to +85°C
Parameter
AIN input resistance
AIN input voltage range
LINE output load
resistance
Symbol
RAIN
Condition
Min.
15
Typ.
20
Max.
25
Unit
kΩ
Vp-p
VAIN
DVDD×2/3
RLA
VAO
During 1/2 DVDD output
No output load
10
kΩ
LINE output voltage
range
DVDD/6
DVDD×5/6
V
SG output voltage
SG output resistance
SPM, SPP output load
resistance
VSG
RSG
0.95×VDDL/2
VDDL/2
96
1.05×VDDL/2
V
During power down
57
135
kΩ
RLSP
PSPO
8
Ω
Speaker amplifier output
power
SPVDD = 3.3V, f = 1kHz
RSPO = 8Ω, THD≥10%
100
300
mW
Output offset voltage
between SPM and SPP
with no signal present
SPIN–SPM gain = 0dB
VOF
−50
+50
mV
With a load of 8Ω
Characteristics of Analog Circuitry (for the 5V applications)
DVDD = SPVDD = 4.5 to 5.5 V, DGND = SPGND = 0 V, Ta = −20 to +85°C
Parameter
AIN input resistance
AIN input voltage range
LINE output load
resistance
Symbol
RAIN
Condition
Min.
15
Typ.
20
Max.
25
Unit
kΩ
Vp-p
VAIN
DVDD×2/3
RLA
VAO
During 1/2 DVDD output
No output load
10
kΩ
LINE output voltage
range
DVDD/6
DVDD×5/6
V
SG output voltage
SG output resistance
SPM, SPP output load
resistance
VSG
RSG
0.95×VDDL/2
VDDL/2
96
1.05×VDDL/2
V
During power down
57
135
kΩ
RLSP
8
Ω
SPVDD = 5.0V, f = 1kHz
Speaker amplifier output
power
PSPO
RSPO = 8Ω, THD≥10%
500
700
mW
Ta=25°C
Output offset voltage
between SPM and SPP
with no signal present
SPIN–SPM gain = 0dB
VOF
−50
+50
mV
With a load of 8Ω
10/71
FEDL22420-08
ML22420MB/ ML22460MB
AC Characteristics (Common to All Products)
DVDD = SPVDD = 2.7 to 5.5 V, DGND = SPGND = 0 V, Ta = −40 to +85°C
Applicable
command
Parameter
Symbol
Condition
Min. Typ. Max. Unit
Master clock duty cycle
fduty
tRST
—
—
—
40
100
—
50
—
—
60
—
%
µs
µs
RESETB input pulse width
Reset noise rejection pulse width
tNRST
0.1
STOP, SLOOP,
CLOOP, CVOL,
AVOL
tINT
2
—
—
ms
Command input interval time
Command input enable time
fOSC = 4.096 MHz
PUP
tINTP
10
—
—
—
—
ms
RDSTAT
(After status read)
SLOOP,
PLAY, START,
MUON
tINTRD
500
µs
tcm
fOSC = 4.096 MHz
—
—
10
ms
PUP
tPUP1
tPD1
fOSC = 4.096 MHz
fOSC = 4.096 MHz
2.0
—
2.5
—
3.0
20
ms
PDWN
µs
2nd byte of AMODE
(POP = “0”
DAEN and SPEN
= “0” →”1”)
2nd byte of AMODE
(POP = “1”
tPOPA1
fOSC = 4.096 MHz
fOSC = 4.096 MHz
58
60
62
ms
tPOPA2
tPOPA3
tPDA1
90
93
95
ms
ms
ms
SPEN = ”0”
DAEN = “0” →”1”)
2nd byte of AMODE
(SPEN = “0” →”1”)
2nd byte of AMODE
(POP = “0”
f
OSC = 4.096 MHz
46*2
108
60*3
110
70*4
112
CBUSYB “L” level output time
AVOL=“0Eh~3Fh”
fOSC = 4.096 MHz
DAEN and SPEN
= “1” →”0”)
2nd byte of AMODE
(POP = “1”
tPDA2
fOSC = 4.096 MHz
140
142
144
ms
SPEN = “0”
DAEN = “1” →”0”)
2nd byte of AMODE
(SPEN = “1” →”0”)
(*1)
f
OSC = 4.096 MHz
tPDA3
tCB1
0.2*2 6.5*3 17*4
ms
ms
AVOL=“0Eh~3Fh”
fOSC = 4.096 MHz
—
—
2
<Serial ROM interface timing>
PSCK input enable time from PCSB fall edge
PSCK input hold time from PCSB rise edge
Data setup time from PSCK rise edge
Data hold time from PSCK rise edge
Data output delay time from PSCK rise edge
PSCK “H” level pulse width
tPCSS
tPCSH
tPDIS
fOSC = 4.096 MHz
fOSC = 4.096 MHz
fOSC = 4.096 MHz
fOSC = 4.096 MHz
fOSC = 4.096 MHz
fOSC = 4.096 MHz
fOSC = 4.096 MHz
180
180
180
26
—
—
—
—
—
—
—
—
—
—
—
5
ns
ns
ns
ns
ns
ns
ns
tPDIH
tPDOD
tPSCKH
tPSCKL
—
40
—
—
PSCK “L” level pulse width
40
Note: Output pin load capacitance = 45 pF
11/71
FEDL22420-08
ML22420MB/ ML22460MB
*1: Applies to the case that a command is input except after a PUP, PDWN, or 2nd byte of AMODE command
input.
*2: The value when AVOL=”0Eh” is set.
*3: The value when AVOL=”23h” is set.
*4: The value when AVOL=”3Fh” is set.
12/71
FEDL22420-08
ML22420MB/ ML22460MB
AC Characteristics of Synchronous Serial Command Interface (Applied to ML22420)
DVDD = SPVDD = 2.7 to 5.5 V, DGND = SPGND = 0 V, Ta = −40 to +85°C
Applicable
command
Parameter
Symbol
Condition
Min. Typ. Max. Unit
SCK input enable time from CSB fall edge
SCK hold time from CSB rise edge
Data floating time from CSB rise edge
Data setup time from SCK rise edge
Data hold time from SCK rise edge
Data output delay time from SCK fall edge
Data setup time from SCK fall edge
Data hold time from SCK fall edge
Data output delay time from SCK rise edge
SCK “H” level pulse width
tESCK
tCSH
—
100
100
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
—
tDOZ
RL = 3 kΩ
DIPH = “0”
DIPH = “0”
RL = 3 kΩ
DIPH = “1”
DIPH = “1”
RL = 3 kΩ
—
100
—
tDIS1
50
tDIH1
50
—
tDOD1
tDIS2
—
80
—
50
tDIH2
50
—
tDOD2
tSCKH
tSCKL
tDBSY1
tDBSY2
—
80
—
100
100
—
SCK “L” level pulse width
—
—
CBUSYB output delay time from SCK rise edge
CBUSYB output delay time from SCK fall edge
DIPH = “0”
DIPH = “1”
150
150
—
Note: Output pin load capacitance = 45 pF
AC Characteristics of I2C Command Interface (Applied to ML22460)
DVDD = SPVDD = 2.7 to 5.5 V, DGND = SPGND = 0 V, Ta = −40 to +85°C
(High-speed mode)
Parameter
Symbol
tSCL
Unit
kHz
µs
Min.
0
Max.
400
SCL clock frequency.
Hold time for (repeated) START condition
After this period, the first clock pulse is generated.
SCL “L” level pulse width
tHD;STA
0.6
—
tLOW
tHIGH
tSU;STA
tHD;DAT
tSU;DAT
tr
1.3
0.6
0.6
0
—
—
µs
µs
µs
µs
ns
ns
ns
µs
µs
PF
SCL “H” level pulse width
Setup time for repeated START condition
Data hold time for I2C bus devices
Data setup time
—
0.9
—
100
20
SDA and SCL signal rise time
300
300
—
SDA and SCL signal fall time
tf
20
Setup time for STOP condition
tSU;STO
tBUF
0.6
1.3
—
Bus free time between STOP condition and START condition
Capacitive load for each bus line
—
Cb
400
Noise margin at the “L” level in each device connected (including
hysteresis)
0.1×
DVDD
0.1×
DVDD
0
VnL
—
V
Noise margin at the “H” level in each device connected (including
hysteresis)
VnH
tSP
—
V
Pulse width of spikes which must be suppressed by the input filter
50
ns
Note: Output pin load capacitance = 45 pF
13/71
FEDL22420-08
ML22420MB/ ML22460MB
TIMING DIAGRAMS (3-WIRED SERIAL CLOCK-SYNCHRONIZED (ML22420)
Power-On Timing
5V
5V
SPVDD
DVDD
RESETB
Status
tRST
VIH
VIL
Performing a
reset
Power-down
Oscillation is stopped after power-on.
Power-Up Timing
CSB
SCK
SI
tPUP1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
Oscillation stopped
Power-down
Oscillating
XTXTB
Command is being
processed
Oscillation stabilized
Awaiting command
Status
14/71
FEDL22420-08
ML22420MB/ ML22460MB
Power-Down Timing (At the PDWN command Input)
CSB
SCK
SI
tPD1
CBUSYB VOH
VOL
VOH
NCR
(internal)
VOL
VOH
BUSYB
(internal)
VOL
Oscillation
stopped
Oscillating
XT•XTB
Command is
Awaiting command
Power-down
Status
being processed
Power-Down Timing (At the RESETB Input)
RESETB
tRST
Oscillating
Oscillation stopped
XTXTB
V
DDLSG
GND
Hi-Z
SPM
GND
SPP
Playing
Power-down
Status
Note: The same timing is applied in the case that the RESETB signal is input during command waiting.
15/71
FEDL22420-08
ML22420MB/ ML22460MB
Playback Start Timing by the PLAY Command
PLAY command
st byte
PLAY command
2nd byte
1
CSB
SCK
SI
tCB1
tCB1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
(*1)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Address is being
controlled
Command standby
Awaiting command
Playing
Awaiting command
Status
Command is being
processed
Note: The time length of “L” level of BUSYB is tCB1 + voice reproduction time + 12ms.
Playback Stop Timing
STOP command
CSB
SCK
SI
tCB1
VOH
CBUSYB
VOL
VOH
NCR
(internal)
VOL
VOH
BUSYB
(internal)
VOL
1/2SPVDD
SPM
1/2SPVDD
SPP
Status
Playing
Awaiting command
Command is being processed
16/71
FEDL22420-08
ML22420MB/ ML22460MB
Continuous Playback Timing by the PLAY Command
PLAY command
nd byte
PLAY command PLAY command
1st byte 2nd byte
2
CSB
SCK
SI
tcm
(*2)
tCB1
tCB1
tCB1
CBUSYB VOH
VOL
VOH
NCR
(*1)
(internal)VOL
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Awaiting command
Playing phrase 1
Playing phrase 2
Status
Address is being controlled
Address is being controlled
*1: The time length of “L” level of the NCR signal during playback varies depending on the input timing of
command.
*2: The following PLAY command must be inputted within tcm. When it cannot, please input the
phrase 2 PLAY command after checking that BUSYB became “H”(phrase 1 playback has been finished).
Continuous Playback Timing by the START Command
START command
START command
CSB
SCK
SI
tcm
(*2)
tCB1
tCB1
CBUSYB
NCR
(*1)
(internal)
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Awaiting command
Playing phrase 1
Playing phrase 2
Status
Address is being controlled
Address is being controlled
*1: The time length of “L” level of the NCR signal during playback varies depending on the input timing of
command.
*2: The following START command must be inputted within tcm. When it cannot, please input the
phrase 2 START command after checking that BUSYB became “H”(phrase 1 playback has been finished).
17/71
FEDL22420-08
ML22420MB/ ML22460MB
Silence Insertion Timing by the MUON Command
PLAY command
2nd byte
MUON command MUON command
PLAY command PLAY command
1st byte 2nd byte
1
st byte
2nd byte
CSB
SCK
SI
tcm
tcm
(*2)
(*2)
tCB1
tCB1
tCB1
tCB1
tCB1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
(*1)
(*1)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Awaiting command
Playing
Silence is being inserted
Playing
Status
Address is being controlled
*1: The time length of “L” level of the NCR signal during playback or silence insertion varies depending on
the input timing of command.
*2: The following MUON command or PLAY command must be inputted within tcm. When it cannot, please
input the MUON command or PLAY command after checking that BUSYB became “H”(playback has
been finished).
Repeat Playback Set/Release Timing by the SLOOP and CLOOP Commands
SLOOP command
CLOOP command
PLAY command
2nd byte
VIH
VIL
CSB
SCK
SI
tINT
tcm
tCB1
tCB1
tCB1
VOH
VOL
CBUSYB
NCR
(*1)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Awaiting command
Playing
Playing
Awaiting command
Status
Address is being
controlled
Address is being
controlled
Command is being processed
*1: The SLOOP commnad must be inputted within tcm.
18/71
FEDL22420-08
ML22420MB/ ML22460MB
Timing of Volume Change by the CVOL Command
CVOL command
1st byte
CVOL command
2nd byte
CSB
SCK
SI
tCB1
tCB1
CBUSYB VOH
VOL
VOH
NCR
(internal)
VOL
VOH
BUSYB
(internal)
VOL
Awaiting command
Awaiting command
Awaiting command
Status
Command is being
processed
Command is being
processed
Timing of Volume Change by the AVOL Command
AVOL command
1st byte
AVOL command
2nd byte
CSB
SCK
SI
tCB1
tCB1
CBUSYBVOH
VOL
VOH
NCR
(internal)
VOL
VOH
BUSYB
(internal)
VOL
Awaiting command
Awaiting command
Awaiting command
Status
Command is being
processed
Command is being
processed
19/71
FEDL22420-08
ML22420MB/ ML22460MB
TIMING DIAGRAMS (I2C INTERFACE (ML22460))
Power-On Timing
5V
SPVDD
5V
DVDD
tRST
VIH
RESETB
VIL
Performing a
Power-down
Status
reset
Oscillation is stopped after power-on.
Power-Up Timing
SCL
SDA
A
6
A
5
A
4
W A
A
tPUP1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
Oscillation stopped
Power-down
Oscillating
XT・XTB
Command is being
processed
Oscillation stabilized
Awaiting command
Status
20/71
FEDL22420-08
ML22420MB/ ML22460MB
Power-Down Timing (At the PDWN command Input)
SCL
A
6
A
5
A
4
SDA
W A
A
tPD1
CBUSYBVOH
VOL
VOH
NCR
(internal)VOL
VOH
BUSYB
(internal) VOL
Oscillation
stopped
Oscillating
XT・XTB
Command is
Awaiting command
Power-down
Status
being processed
Power-Down Timing (At the RESETB Input)
RESETB
tRST
Oscillating
Oscillation stopped
XT・XTB
V
DDL・SG
GND
Hi-Z
SPM
GND
SPP
Playing
Power-down
Status
Note: The same timing is applied in the case that the RESETB signal is input during command waiting.
21/71
FEDL22420-08
ML22420MB/ ML22460MB
Playback Start Timing by the PLAY Command
PLAY command
1st byte
PLAY command
2nd byte
SCL
A
6
A
5
A
4
SDA
W A
A
A
tCB1
tCB1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
(*1)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Command standby
Awaiting command
Playing
Awaiting command
Status
Command is being
processed
Address is being controlled
*1: The maximum length of the “L” interval of BUSYB is tCB1 + voice reproduction time + 12ms.
Playback Stop Timing
STOP command
SCL
A
6
A
5
A
4
SDA
W A
A
tCB1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSY
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Playing
Awaiting command
Status
Command is being processed
22/71
FEDL22420-08
ML22420MB/ ML22460MB
Continuous Playback Timing by the PLAY Command
PLAY command
2nd byte
PLAY command
1st byte
PLAY command
2nd byte
SCL
SDA
A
6
A
5
A
4
W A
A
A
A
tcm
(*2)
tCB1
tCB1
tCB1
CBUSYB VOH
VOL
VOH
NCR
(*1)
(internal)VOL
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Awaiting command
Playing phrase 1
Playing phrase 2
Status
Address is being controlled
Address is being controlled
*1: The time length of “L” level of the NCR signal during playback varies depending on the input timing of
command.
*2: The following PLAY command must be inputted within tcm. When it cannot, please input the
phrase 2 PLAY command after checking that BUSYB became “H”(phrase 1 playback has been finished).
Continuous Playback Timing by the START Command
START command
START command
SCL
SDA
A
6
A
5
A
4
W A
A
A
tcm
(*2)
tCB1
tCB1
CBUSYB VOH
VOL
VOH
NCR
(*1)
(internal)VOL
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Awaiting command
Playing phrase 1
Playing phrase 2
Status
Address is being controlled
Address is being controlled
*1: The time length of “L” level of the NCR signal during playback varies depending on the input timing of
command.
*2: Please input the following START command within tcm. When it cannot, please input the
phrase 2 START command after checking that BUSYB became “H”(phrase 1 playback has been finished).
23/71
FEDL22420-08
ML22420MB/ ML22460MB
Silence Insertion Timing by the MUON Command
MUON command
1st byte
MUON command
2nd byte
PLAY command
2nd byte
SCL
SDA
A
6
A
5
A
4
W A
A
A
A
tcm
tcm
（*2）
（*2）
tCB1
tCB1
tCB1
CBUSYB VOH
VOL
VOH
NCR
（*1）
(internal)VOL
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Awaiting command
Playing
Silence is being inserted
Status
Address is being controlled
PLAY command
1st byte
PLAY command
2nd byte
SCL
SDA
A
6
A
5
A
4
W A
A
A
tcm
（*2）
tCB1
tCB1
VOH
CBUSYB
VOL
VOH
NCR
(internal)
（*1）
VOL
VOH
BUSYB
(internal)
VOL
1/2SPVDD
1/2SPVDD
SPM
SPP
Silence is being inserted
Playing
Status
Address is being controlled
*1: The time length of “L” level of the NCR signal during playback or silence insertion varies depending on the
input timing of command.
24/71
FEDL22420-08
ML22420MB/ ML22460MB
*2: Please input the following MUON commnad or PLAY command within tcm. When it cannot, please input
the MUON commnad or PLAY command after checking that BUSYB became “H”(playback has been
finished).
25/71
FEDL22420-08
ML22420MB/ ML22460MB
Repeat Playback Set/Release Timing by the SLOOP and CLOOP Commands
SLOOP command
PLAY command
2nd byte
SCL
SDA
A
6
A
5
A
4
W A
A
A
tcm
tCB1
tCB1
VOH
VOL
CBUSYB
（*1）
VOH
VOL
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Awaiting command
Playing
Playing
Status
Address is being
controlled
Address is being
controlled
CLOOP command
SCL
SDA
A
6
A
5
A
4
W A
A
tCB1
CBUSYB VOH
VOL
VOH
NCR
(internal) VOL
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Playing
Playing
Awaiting command
Status
Address is being
controlled
*1: The SLOOP commnad must be inputted within tcm.
26/71
FEDL22420-08
ML22420MB/ ML22460MB
Timing of Volume Change by the CVOL Command
CVOL command
1st byte
CVOL command
2nd byte
SCL
SDA
A
6
A
5
A
4
W A
A
A
tCB1
tCB1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
Awaiting command
Awaiting command
Awaiting command
Status
Command is being processed
Command is being processed
Timing of Volume Change by the AVOL Command
AVOL command
1st byte
AVOL command
2nd byte
SCL
SDA
A
6
A
5
A
4
W A
A
A
tCB1
tCB1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
Awaiting command
Awaiting command
Awaiting command
Status
Command is being processed
Command is being processed
27/71
FEDL22420-08
ML22420MB/ ML22460MB
Serial Command Interface Timing (Applied to ML22420)
when DIPH pin is “L” level (: Rise edge for input, fall edge for output)
VIH
VIL
CSB
SCK
tCSH
tESCK
tSCKH
VIH
VIL
tDIS1
tDIH1
tSCKL
VIH
VIL
SI
tDOD1
tDOZ
VIH
VIL
SO
tDBSY1
CBUSYB VOH
VOL
Serial Command Interface Timing (Applied to ML22420)
when DIPH pin is “H” level (: Fall edge for input, rise edge for output)
VIH
CSB
VIL
tCSH
tESCK
tSCKL
VIH
VIL
SCK
tDIS2
tDIH2
tSCKH
VIH
VIL
SI
tDOD2
tDOZ
VIH
VIL
SO
tDBSY2
CBUSYB VOH
VOL
I2C Command Interface Timing (Applied to ML22460)
28/71
FEDL22420-08
ML22420MB/ ML22460MB
Serial ROM Interface Timing (Applied to both ML22420 and ML22460)
VIH
PCSB
VIL
tPCSH
tPCSS
tPSCKH
VIH
VIL
PSCK
PSI
tPDIS tPDIH
tPSCKL
VIH
VIL
tPDQD
tDOZ
VOH
VOL
PSO
29/71
FEDL22420-08
ML22420MB/ ML22460MB
FUNCTIONAL DESCRIPTION
Synchronous Serial Command Interface (Applied to ML22420)
The CSB, SCK, SI, and SO pins are used to input the command data or to read the status. Driving the CSB pin
to “L” level enables the serial CPU interface.
After the CSB pin is driven to “L” level, the command data are input through the SI pin from the MSB
synchronized with the SCK clock. The command data shifts in through the SI pin at the rising or falling edge
of the SCK clock pulse. Then, a command is executed at the rising or falling edge of the eighth pulse of the
SCK clock.
As for status reading, status is output from the SO pin, synchronized with the SCK clock after the CSB pin is
driven to “L” level.
The SCK clock edge is specified by the input level of the DIPH pin.
- When the DIPH pin is “L” level, rising edge is available for input from SI pin and falling edge is available
for output from SO pin.
- When the DIPH pin is “H” level, falling edge is available for input from SI pin and rising edge is available
for output from SO pin.
It is possible to input command data, even if the CSB pin is fixed by “L” level. However, if unexpected pulses
caused by noise are induced through the SCK pin, SCK clock pulses are incorrectly counted, causing a failure in
normal recognition of command. Then it is recommended that the CSB pin is “L” level only for command
input.
The count of the SCK clock pulse is initialized when the CSB pin goes to “H” level.
Command Data Input or Status Read Timing
• When DIPH pin is “L” level
CSB
SCK
D7 D6 D5 D4 D3 D2 D1 D0
MSB LSB
D7 D6 D5 D4 D3 D2 D1 D0
SI
(
)
(
)
SO
• When DIPH pin is “H” level
CSB
SCK
D7 D6 D5 D4 D3 D2 D1 D0
MSB LSB
D7 D6 D5 D4 D3 D2 D1 D0
SI
(
)
(
)
SO
30/71
FEDL22420-08
ML22420MB/ ML22460MB
The following table shows the contents of each data output at a status read.
bit
Output status signal
MSB Channel 4 BUSYB output (BUSYB3)
7SB
6SB
5SB
4SB
3SB
2SB
LSB
Channel 3 BUSYB output (BUSYB2)
Channel 2 BUSYB output (BUSYB1)
Channel 1 BUSYB output (BUSYB0)
Channel 4 NCR output (NCR3)
Channel 3 NCR output (NCR2)
Channel 2 NCR output (NCR1)
Channel 1 NCR output (NCR0)
The BUSYB output is “L” level when a command is being processed or the playback of a particular channel is
going on. In other states, the BUSYB output is “H” level. The NCR output is “L” level when a command is
being processed or particular channel is in standby for playback. In other states, the NCR output is “H” level.
31/71
FEDL22420-08
ML22420MB/ ML22460MB
I2C Command Interface (Applied to ML22460)
The I2C Interface built-in is an serial interface (: slave side) that is compliant with I2C bus specification. It
supports Fast mode and enables data transmission/reception at 400 kbps. The SCL and SDA pins are used to
input the command data or to read the status. Pins (:SAD0, 1 and 2) are used to set the slave address.
Pull-up resister should be connected to SCL pin and SDA pin.
For the master on the I2C bus to communicate with this device (: slave), input the slave address with the first
seven bits after setting the start condition. The upper three bits of the slave address can be set using the SAD0
to 2 pins. The eighth bit of slave address is used to set the direction (: write or read) of communication. If the
eighth bit is “0” level, it is write mode from master to slave. And, if the eighth bit is “1” level, it is read mode
from master.
The communication is made in the unit of byte. And acknowledge is needed for each byte.
The protocol of I2C communication is shown below.
− Command flow at the data write
Start condition
Slave address +W(0)
Write address (ex. 1st byte of the command)
Write data (ex. 2nd byte of the command)
STOP condition
Data write timing
SCL
A6 A5 A4 A3 A2A1 A0 W A D7 D6D5 D4 D3D2 D1 D0 A D7 D6D5 D4 D3D2 D1 D0 A
SDA
P
Slave Address
A
1st Command Data
A
2nd Command Data
A
S
− Command flow at the data read
Start condition
Slave address +R(1)
Read data (ex. Status read)
STOP condition
Data read timing
SCL
A6
R
A
A
A
A5 A4 A3 A2 A1 A0
Slave Address
D7 D6D5 D4 D3D2 D1 D0
Read Data
D7 D6D5 D4 D3D2 D1 D0
Read Data
SDA
A
A
A
P
S
32/71
FEDL22420-08
ML22420MB/ ML22460MB
Setting of the slave address using the SAD0 to 2 pins
SAD2 SAD1 SAD0
Lower 4 bits
0101
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0101
0101
0101
0101
0101
0101
0101
The following table shows the contents of each data output at the status read. Status is updated by the
RDSTAT command, therefore, be sure to input the RDSTAT command in order to read status.
bit
Output status signal
MSB
7SB
6SB
5SB
4SB
3SB
2SB
LSB
Channel 4 BUSYB output (BUSYB3)
Channel 3 BUSYB output (BUSYB2)
Channel 2 BUSYB output (BUSYB1)
Channel 1 BUSYB output (BUSYB0)
Channel 4 NCR output (NCR3)
Channel 3 NCR output (NCR2)
Channel 2 NCR output (NCR1)
Channel 1 NCR output (NCR0)
The BUSYB signal is “L” level when either a command is being processed or the playback of a particular
channel is going on. In other states, the BUSYB signal is “H” level. The NCR signal is “L” level when either
a command is being processed or a particular channel is in standby for playback. In other states, the NCR
signal is “H” level.
33/71
FEDL22420-08
ML22420MB/ ML22460MB
Command List
Each command is configured by the unit of byte (:8-bits). The following commands, AMODE, AVOL, FADR,
PLAY, MUON and CVOL, use two bytes.
Command
PUP
D7
0
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
Description
Power-up command.
shift from the power down state to
the command waiting state
Power-down command.
PDWN
RDSTAT
AMODE
0
0
1
0
0
0
0
0
shift from the command waiting state
to the power down state
Status read command.
Read the command status of each
channel.
1
0
0
0
1
0
1
0
0
0
0
1
0
0
0
0
Control command of analog circuitry.
Set operation of power-up/dpwn
and input/output.
FAD DAG1 DAG0 AIG1 AIG0 DAEN SPEN POP
Playback start command.
Set phrase address using F9 to F0
bits for each channel.
Set channel using C1 and C0 bits.
Playback stop command.
0
F7
0
1
F6
1
0
F5
1
0
F4
0
F9
F3
F8
F2
C1
F1
C0
F0
PLAY
STOP
FADR
CH3 CH2 CH1 CH0
Can be set for each channel.
Set command of playback phrase.
Can be set for each channel.
Use START command to start.
Playback start command without
phrase spec. Use FADR command
to set phrase. Can start playback on
0
0
1
1
F9
F3
F8
F2
C1
F1
C0
F0
F7
F6
F5
F4
START
0
1
0
1
CH3 CH2 CH1 CH0 multiple channels simultaneously.
After played back by PLAY
command, the same phrase can be
played back with this command.
Silence insertion command.
CH3 CH2 CH1 CH0
0
1
1
1
Set the silent time length for each
MUON
SLOOP
CLOOP
channel using M7 to M0 bits in the
2nd byte.
M7
M6
M5
M4
M3
M2
M1
M0
Set command of repeat playback.
CH3 CH2 CH1 CH0 Setting is enabled during playback.
Can be specified for each channel.
1
1
0
0
0
0
Stop command of repeat playback.
Can be specified for each channel.
Also, repeat playback is released by
STOP command automatically.
0
1
1
0
CH3 CH2 CH1 CH0
1
0
0
0
CH3 CH2 CH1 CH0 Volume control command.
Set volume for each channel using
CV4 CV3 CV2 CV1 CV0 CV4 to CV0 bits in the 2nd byte.
CVOL
AVOL
0
0
Analog volume control command.
Set volume after channel mixing
using AV5 to AV0 bits.
0
0
0
0
0
1
0
0
0
AV5 AV4 AV3 AV2 AV1 AV0
34/71
FEDL22420-08
ML22420MB/ ML22460MB
Voice Synthesis Algorithm
Four types of voice synthesis algorithm are supported. They are 4-bit ADPCM2, 8-bit non-linear PCM, 8-bit
straight PCM and 16-bit straight PCM. Select the best one according to the characteristics of playback voice.
The following table shows key features of each algorithm.
Voice synthesis
Applied waveform
Feature
algorithm
Up version of LAPIS Semiconductor’s specific voice
4-bit ADPCM2
Normal voice waveform synthesis algorithm (: 4-bit ADPCM).
Voice quality is improved.
Algorithm which plays back mid-range of waveform as
8-bit Nonlinear PCM
Waveform including high
frequency signals
10-bit equivalent voice quality.
Normal 8-bit PCM algorithm.
Normal 16-bit PCM algorithm,
8-bit straight PCM
16-bit straight PCM
(sound effect, etc.)
35/71
FEDL22420-08
ML22420MB/ ML22460MB
Memory Allocation and Creating Voice Data
The ROM is partitioned into four data areas: voice (i.e., phrase) control area, test area, voice area, and edit ROM
area.
The voice control area manages the voice data in the ROM. It contains data for controlling the start/stop
addresses of voice data for 1,024 phrases, use/non-use of the edit ROM function and so on.
The test area contains data for testing.
The voice area contains actual waveform data.
The edit ROM area contains data for effective use of voice data. For the details, refer to the section of “Edit
ROM Function.”
The edit ROM area is not available if the edit ROM is not used.
The ROM data is created using a dedicated tool.
Configuration of ROM data
0x00000
Voice control area
(Fixed 64 Kbits)
0x01FFF
0x02000
Test area
0x0205F
0x02060
Voice area
max: 0xFFFFFF
Edit ROM area
Depends on creation
of ROM data.
max: 0xFFFFFF
Playback Time and Memory Capacity
The playback time depends on the memory capacity, sampling frequency, and playback method.
The equation to know the playback time is shown below. But this is not applied if the edit ROM function is
used.
(Memory capacity – 64) [Kbit] x 1.024
Playback time [sec] =
Sampling frequency [kHz] × Bit length
(Bit length is 4 at the 4-bit ADPCM2 and 8/16 at the PCM.)
Example) In the case that the sampling frequency is 16 kHz, algorithm is 4-bit ADPCM2 and ROM capacity
is 16 Mbits, the playback time is approx. 261 seconds, as shown below.
(16,000 x 1.024 – 64) x 1.024
≅ 261 [sec]
Playback time =
16 × 4
36/71
FEDL22420-08
ML22420MB/ ML22460MB
Edit ROM Function
The edit ROM function makes it possible to play back multiple phrases in succession. The following functions
are set using the edit ROM function:
Continuous playback:
Silence insertion:
There is no limit to set the number of times of continuous playback. It
depends on the memory capacity only.
20ms to 1,024 ms (4ms/step)
It is possible to use voice ROM effectively to use the edit ROM function.
Below is an example of the ROM structure, case of using the edit ROM function.
Example 1) Phrases using the Edit ROM Function
Phrase 1
Phrase 2
Phrase 3
Phrase 4
Phrase 5
A
A
E
E
A
B
C
D
D
B
C
D
D
B
D
Silence
E
C
D
Example 2) Structure of the ROM that contents of example 1 are stored
Address control area
A
B
C
D
E
Editing area
Mixing Function
It is possible to perform mixing of four channels simultaneously. And also, it is possible to specify PLAY,
STOP, and CVOL commands for each channel respectively. The mixing function is available if the sampling
frequency (FS) is 16 kHz or less.
- Precautions for Waveform Clamp
Adjust the volume of each channel using the CVOL command, if the waveform clamp is increased by channel
mixing.
37/71
FEDL22420-08
ML22420MB/ ML22460MB
Description of Command Functions
1. PUP command
command
0
0
0
0
0
0
0
0
The PUP command is used to shift from the power down state to the command waiting state.
This command is only available at the power down state .
Conditions are as follows to enter the power down state.
1) When the power is turned on.
2) When the RESETB input is “L” level (: rest input).
3) When the CBUSYB pin goes to “H” level after inputting the power down command(:PDWN).
The built-in amplifier is not powered up by this command. It is powered up by the AMODE command.
CSB
SCK
tINTP
SI
TPUP1
CBUSYB
Oscillation stopped
Oscillating
XT•XTB
Status
Power-down
Awaiting command
Oscillation stabilized /
Command is being processed
38/71
FEDL22420-08
ML22420MB/ ML22460MB
2. PDWN command
command
0
0
1
0
0
0
0
0
The PDWN command is used to shift from the command waiting state (: both NCR and BUSYB are “H” level)
to the power down state.
Any setting is initialized by this command, so it is necessary to set again after power up.
This command is not available during playback.
To resume playback after entering power down state, input the AMODE and PLAY commands after input the
PUP command.
CSB
SCK
SI
CBUSYB
NCR
(internal)
BUSYB
(internal)
Oscillation
Oscillating
stopped
XT•XTB
Command is being
processed
Status
Awaiting command
Power down
The speaker amplifier stops operation after a lapse of command processing time after the PDWN command is
input. At this time, the SPM output of the speaker amplifier goes to “Hi-Z” state to prevent troubles by pop
noise .
The status of each output pin is as follows after this command is input or reset pin (:RESETB) is “L” level.
Analog
State
output pin
VDDL
SG
GND
GND
Hi-Z
SPM
SPP
GND
39/71
FEDL22420-08
ML22420MB/ ML22460MB
3. RDSTAT command
command
1
0
1
1
0
0
0
0
The RDSTAT command is used to read the NCR and BUSYB signals that indicate the status of internal
operation.
The NCR signal is “L” level while commands are processed, and goes to “H” level at the command waiting
state.
The BUSYB signal is “L” level during playback voices.
The command interval time ( : tINTRD) is needed to input the next command after reading status using this
command.
The following table shows the contents of each bit of data output.
bit
Contents
MSB
7SB
6SB
5SB
4SB
3SB
2SB
LSB
Channel 4 BUSYB output (BUSYB3)
Channel 3 BUSYB output (BUSYB2)
Channel 2 BUSYB output (BUSYB1)
Channel 1 BUSYB output (BUSYB0)
Channel 4 NCR output (NCR3)
Channel 3 NCR output (NCR2)
Channel 2 NCR output (NCR1)
Channel 1 NCR output (NCR0)
RDSTAT command
CSB
SCK
SI
tINTRD
SO
tCB1
VOH
VOL
CBUSYB
NCR
(internal)
VOL
40/71
FEDL22420-08
ML22420MB/ ML22460MB
Explanation of NCR/BUSYB is shown in the following figure.
PLAY command
1st byte
PLAY command
2nd byte
CSB
SCK
SI
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Address is being
controlled
Command standby
Awaiting command
Playing
Awaiting command
状態
Command is being
processed
When RDSTAT is inputted to this timing,
NCR="H" and BUSYB="L" are outputted.
NCR outputs "L" during command processing and address administration, and outputs "H" in other state.
BUSYB outputs "L" during command processing and reproduction, and outputs "H" in other state.
NCR/BUSYB at the time of inputting the RDSTAT command is read as the serial output from SO
terminal.
41/71
FEDL22420-08
ML22420MB/ ML22460MB
Explanation of NCR/BUSYB is shown in the following figure.
PLAY command
1st byte
PLAY command
2nd byte
CSB
SCK
SI
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Address is being
controlled
Command standby
Awaiting command
Playing
Awaiting command
状態
Command is being
processed
When RDSTAT is inputted to this timing,
NCR="H" and BUSYB="L" are outputted.
NCR outputs "L" during command processing and address administration, and outputs "H" in other state.
BUSYB outputs "L" during command processing and reproduction, and outputs "H" in other state.
NCR/BUSYB at the time of inputting the RDSTAT command is read as the serial output from SO
terminal.
42/71
FEDL22420-08
ML22420MB/ ML22460MB
4. AMODE command
command
0
0
0
0
0
1
0
0
1st byte
2nd byte
FAD DAG1 DAG0 AIG1 AIG0 DAEN SPEN POP
The AMODE command uses 2 bytes. This command is used to perform various settings for analog circuitry.
This command is not available during power-down state, transition to power-up state, transition to power down
state or playback state.
In the case of performing power down using PDWN command during power up of analog circuitry, the setting of
power up by AMODE command is retained. Use the AMODE command to perform power down, if need to
use different conditions from power up of analog circuitry.
In the case of power up of analog circuitry, input the AMODE command after setting the CVOL command to
“00h” (: initial value).
The setting of each bit is shown below.
The setting is initialized by reset release or power up.
The FAD bit specifies whether to perform fade-out processing when the STOP command is input. If this bit is
set to “1”, fade-out processing is performed during a period of approx. 3 ms after the STOP command is input.
The BUSYB signal goes to “H” level after fade-out processing.
FAD
Fade-out processing
0
1
Not available (initial value)
Available
The DAG1, 0 bits are used to set the gain of the internal DAC signal. The AIG1, 0 bits are used to set the gain
of the analog input signal from the AIN pin. They are available only when using the speaker amplifier.
DAG1 DAG0
Volume
0
0
1
1
0
1
0
1
Input OFF
Input ON (-6 dB)
Input ON (0 dB) (initial value)
Prohibited (input ON (0 dB))
AIG1
AIG0
Volume
Input OFF (initial value)
Input ON (–6 dB)
Input ON (0 dB)
Prohibited (input ON (0 dB))
0
0
1
1
0
1
0
1
The DAEN bit controls power-up and power-down of the DAC circuitry.
DAEN
0
1
Status of the DAC circuitry
Power-down state (initial value)
Power-up state
43/71
FEDL22420-08
ML22420MB/ ML22460MB
The SPEN bit controls power-up and power-down of the speaker circuitry.
When the SPEN bit is “0”, SPP pin is the LINE output.
SPEN
0
1
Status of the speaker circuitry
Power-down state (initial value)
Power-up state
The POP bit sets whether to suppress the “pop” noise of the LINE output.
− In the case of setting the POP bit to “0”
If the DAEN bit is “1”, LINE output rises from the GND level to the SG level during a period of the
specified time (:tPOPA1) . If the DAEN bit is “0”, LINE output falls from the SG level to the GND level
during a period of the specified time (:tPDA1).
− In the case of setting the POP bit to “1”
If the DAEN bit is “1”, LINE output rises from the GND level to the SG level during a period of the
specified time (:tPOPA2). If the DAEN bit is “0”, LINE output falls from the SG level to the GND level
during a period of the specified time (:tPDA2).
POP
Pop noise suppression
0
1
Not available (initial value)
Available
44/71
FEDL22420-08
ML22420MB/ ML22460MB
• When POP bit is “0”, SPEN bit is “0” and DAEN bit goes to “1”
AMODE command
1st byte
AMODE command
2nd byte
CSB
SCK
SI
tCB1
tPOPA1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
SPP
GND
(LINE output)
Command is being
processed
Awaiting command
Status
Awaiting command
Awaiting command
Command is being
processed
• When POP bit is “1”, SPEN bit is “0” and DAEN bit goes to “1”
AMODE command
1st byte
AMODE command
2nd byte
CSB
SCK
SI
tCB1
tPOPA2
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
GND
SPP
(LINE output)
Awaiting command
Command is being
POP noise suppressed
Status
Awaiting command
Awaiting command
Command is being
processed
processed
45/71
FEDL22420-08
ML22420MB/ ML22460MB
• When SPEN bit goes to “1”
AMODE command
1st byte
AMODE command
2nd byte
CSB
SCK
SI
tCB1
tPOPA3
VOH
CBUSYB
VOL
VOH
NCR
(internal)
VOL
VOH
BUSYB
(internal)
VOL
AOUT
GND
(internal)
1/2SPVDD
1/2SPVDD
Hi-Z
SPM
GND
SPP
Command is being
processed
Awaiting command
Status
Awaiting command
Awaiting command
Command is being
processed
• When POP bit is “0”, SPEN bit is “0” and DAEN bit goes to “0”
AMODE command
2nd byte
AMODE command
1st byte
CSB
SCK
SI
tCB1
tPDA1
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
SPP
GND
(LINE output)
Command is being
processed
Status
Awaiting command
Awaiting command
Awaiting command
Command is being
processed
46/71
FEDL22420-08
ML22420MB/ ML22460MB
• When SPEN bit goes to “0”
AMODE command
2nd byte
AMODE command
1st byte
CSB
SCK
SI
tCB1
tPDA3
VOH
CBUSYB
VOL
VOH
NCR
(internal)
VOL
VOH
BUSYB
(internal)
VOL
1/2SPVDD
1/2SPVDD
1/2SPVDD
AOUT
(internal)
GND
Hi-Z
SPM
SPP
GND
Command is being
processed
Status
Awaiting command
Awaiting command
Awaiting command
Command is being
processed
• When POP bit is “1”, SPEN bit is “0” and DAEN bit goes to “0”
AMODE command
1st byte
AMODE command
2nd byte
CSB
SCK
SI
tCB1
tPDA2
VOH
VOL
CBUSYB
VOH
VOL
NCR
(internal)
VOH
VOL
BUSYB
(internal)
1/2SPVDD
SPP
GND
(LINE output)
POP noise suppressed
Status
Awaiting command
Awaiting command
Awaiting command
Command is being
processed
Command is being
processed
47/71
FEDL22420-08
ML22420MB/ ML22460MB
5. PLAY command
command
0
1
0
0
F9
F3
F8
F2
C1
F1
C0
F0
1st byte
2nd byte
F7
F6
F5
F4
The PLAY command uses 2 bytes. This command is used to start playback phrase. This command is able to
input by each channel when the NCR signal is “H” level. The channel to be played back is specified by C1 and
C0 bits.
For the phrase to be played back, set the phrase address of voice data in the ROM using the F9 to F0 bits.
The following figure shows the timing of playback phrase (F9 to F0 is 01h).
PLAY command
1st byte
PLAY command
2nd byte
CSB
SCK
SI
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Address is being
controlled
Awaiting command
Awaiting command
Playing
Awaiting command
Status
Command is being processed
When the 1st byte of the PLAY command is input, the device enters a state awaiting input of the 2nd byte of the
PLAY command after a lapse of command processing time. When the 2nd byte of PLAY command is input, the
device starts reading the external ROM to get the address information of the phrase to be played back after a
lapse of command processing time. Thereafter, playback starts and the playback is performed up to the
specified ROM address, then the playback stops automatically.
The NCR signal is “L” level during address control, and goes to “H” level when the address control is completed.
Then it is possible to input the PLAY command for the next playback phrase.
The BUSYB signal is “L” level during address control and playback, and goes to “H” level when playback is
completed. Then it is possible to know whether the playback is going on by the BUSYB signal.
- Channel setting method
C1
0
C0
0
Channel
Channel 1
Channel 2
Channel 3
Channel 4
0
1
1
0
1
1
48/71
FEDL22420-08
ML22420MB/ ML22460MB
The PLAY Command Input Timing for Continuous Playback
In the case of continuous playback, input the PLAY command for the next phrase within the command input
enable time (: tcm) after NCR goes to “H” level. Then it is possible to start playback the next phrase without
any silent interval between phrases.
PLAY command
2nd byte
PLAY command PLAY command
1st byte 2nd byte
CSB
SCK
SI
tcm
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Awaiting command
Playing phrase 1
Playing phrase 2
Status
Address is being controlled
Address is being controlled
49/71
FEDL22420-08
ML22420MB/ ML22460MB
6. STOP command
command
0
1
1
0
CH3 CH2 CH1 CH0
The STOP command is used to stop playback for each channel. This command can be set to each channel and
also to multiple channels simultaneously. The channels are specified by setting CH0 to CH3 bits to “1” state
respectively.
If the playback is stopped, the NCR and BUSYB signals go to “H” level.
Although it is possible to input this command regardless of the status of NCR during playback, a prescribed
command interval time (:tINT) is needed.
The STOP command is not available during power down, transition to power-up or transition to power-down.
The playback related command (:PLAY, START or MUON) is not available during STOP command processing.
STOP command
CSB
SCK
SI
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Status
Playing
Awaiting command
Command is being processed
- Channel setting method
bit
Channel
CH0
CH1
CH2
CH3
Channel 1
Channel 2
Channel 3
Channel 4
The playback related command (:PLAY, START or MUON), used on the same channel after the STOP
command, should be input after confirming the completion (: NCRn is “H” and BUSYBn is “H”, n is the related
number of channel concerned) of this command processing by the RDSTAT command, or waiting for 12ms from
transition of the CBUSYB to “H” level.
50/71
FEDL22420-08
ML22420MB/ ML22460MB
7. FADR command
command
0
0
1
1
F9
F3
F8
F2
C1
F1
C0
F0
1st byte
2nd byte
F7
F6
F5
F4
The FADR command uses 2 bytes. This command is used to specify phrase to be played. The channel and phrase
to be played back are set by this command.
The channel for playback is specified by C0 and C1 bits.
Playback will be started by START command after the phrase for each channel is specified.
For the phrase to be played back, set the phrase address of voice data in the ROM using the F9 to F0 bits.
The setting values of the FADR command are initialized at the power-down.
- Channel setting method
C1
0
C0
0
Channel
Channel 1
Channel 2
Channel 3
Channel 4
0
1
1
0
1
1
51/71
FEDL22420-08
ML22420MB/ ML22460MB
8. START command
command
0
1
0
1
CH3 CH2 CH1 CH0
The START command is used to start playback on the channels specified. It is necessary to specify playback
phrase using the FADR command before inputting this command.
Usually, use this command when starting playback on multiple channels simultaneously.
The channels to be played back are specified by setting CH0 to CH3 bits to “1” state respectively.
The following figure shows the timing when starting playback on channel 1 and channel 2 simultaneously.
CSB
SCK
SI
tCB1
CBUSYB
NCR0,1
(internal)
BUSYB0,1
(internal)
1/2SPVDD
SPP output
1/2SPVDD
SPM output
Address is being
controlled
Awaiting
command
Awaiting
command
Playing
Status
- Channel setting method
bit
Channel
Channel 1
Channel 2
Channel 3
Channel 4
CH0
CH1
CH2
CH3
52/71
FEDL22420-08
ML22420MB/ ML22460MB
The START Command Input Timing for Continuous Playback
The START command input timing in the case of reproducing the following phrase succeeding the one phrase
playback is shown.
START command
START command
CSB
SCK
SI
tcm
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
1/2SPVDD
SPM
SPP
Awaiting command
Playing phrase 1
Playing phrase 2
Address is being controlled
Status
Address is being controlled
As shown in the diagram above, if continuous playback is carried out, input the START command for the second
phrase (tcm) after NCR goes “H”. When it cannot, please input the phrase 2 START command after checking
that BUSYB became "H"(phrase 1 playback has been finished).
53/71
FEDL22420-08
ML22420MB/ ML22460MB
9. MUON command
command
0
1
1
1
CH3 CH2 CH1 CH0
M3 M2 M1 M0
1st byte
2nd byte
M7
M6
M5
M4
The MUON command uses 2 bytes. This command is used to insert the silence between two playback phrases.
This command can be set to each channel and also to multiple channels simultaneously. The channels are
specified by setting CH0 to CS3 bits to “1” state respectively.
This command can be input when the NCR signal is “H” level. Set the silent time value after inputting this
command.
The silent time length to be specified by M7 to M0 bits is able to be set by 256 steps at 4 ms interval between 20
ms and 1,024 ms.
The silent time length (tmu) is calculated by equation as below.
The silent time length should be set to 04h or higher (:tmu is 20ms or more).
tmu = (27×(M7) + 26×(M6) + 25×(M5) + 24×(M4) + 23×(M3) + 22×(M2) + 21×(M1) + 20×(M0) + 1) × 4ms
The following figure shows the timing of inserting the silence of 20 ms between the repetitions of phrase (F7 to
F0 is 01h).
PLAY command
MUON command MUON command
PLAY command PLAY command
2nd byte
1st byte 2nd byte
1st byte 2nd byte
CSB
SCK
SI
tcm
tcm
CBUSYB
NCR
(internal)
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Awaiting command
Playing
Silence is being inserted
Playing
Status
Waiting for playback to be finished
Waiting for silence insertion
to be finished
Address is being controlled
When the playback starts after the PLAY command is input and the address control of phrase-1 is over, the
CBUSYB and NCR signals go to “H” level. Input the MUON command after this CBUSYB signal changes to
“H” level. After the MUON command input, the NCR signal remains at “L” level until the end of phrase-1
playback. This status is the waiting for the phrase-1 playback to be finished.
When the phrase-1 playback is finished, the silence playback starts and the NCR signal goes to “H” level. Then,
input the PLAY command again to playback phrase-1. Then, the NCR signal goes to “L” level again and the
device enters a state of the waiting for the end of silence playback.
When the silence playback is finished and then the phrase-1 playback starts, the NCR signal goes to “H” level,
and the device enters a status where it is possible to input the next PLAY or MUON command.
The BUSYB signal remains “L” level until the end of a series of playback.
54/71
FEDL22420-08
ML22420MB/ ML22460MB
10. SLOOP command
command
1
0
0
0
CH3 CH2 CH1 CH0
The SLOOP command is used to set the repeat playback mode for each channel. This command can be set to
each channel and also to multiple channels simultaneously. The channels are specified by setting CH0 to CH3
bits to “1” state respectively.
Use the CLOOP command to release repeat playback mode.
Since the SLOOP command is only valid during playback, be sure to input the SLOOP command while the NCR
signal is “H” level after the PLAY command is input. The NCR signal is “L” level during repeat playback
mode.
Once repeat playback mode is set, the current phrase is repeatedly played until the repeat playback setting is
released by the CLOOP command or until playback is stopped by the STOP command. In the case of a phrase
that was edited by the edit function, the edited phrase is repeatedly played.
The repeat playback mode is released if playback is stopped by the STOP command, therefore input the SLOOP
command again if need to repeat playback again.
The following figure shows the SLOOP command input timing.
PLAY command
2nd byte
SLOOP command
CLOOP command
CSB
SCK
SI
CBUSYB
NCR
(internal)
tcm
BUSYB
(internal)
1/2SPVDD
SPM
1/2SPVDD
SPP
Awaiting command
Playing
Playing
Awaiting command
Status
Address is being controlled
Address is being controlled
Command is being processed
Effective Range of SLOOP Command Input
After the PLAY command is input, input the SLOOP command within the command input enable time (: tcm)
after NCR goes to “H”. Then, the SLOOP command is available to repeat playback.
- Channel settings method
bit
Channel
Channel 1
Channel 2
Channel 3
Channel 4
CH0
CH1
CH2
CH3
55/71
FEDL22420-08
ML22420MB/ ML22460MB
11. CLOOP command
command
1
0
0
1
CH3 CH2 CH1 CH0
The CLOOP command is used to release the repeat playback mode for each channel. This command can be set
to each channel and also to multiple channels simultaneously. The channels are specified by setting CH0 to
CH3 bits to “1” state respectively.
When the repeat playback mode is released, the NCR signal goes to “H” level.
It is possible to input this command regardless of the NCR signal status during playback, but a prescribed
command interval time (:tINT) is needed.
- Channel setting method
bit
Channel
Channel 1
Channel 2
Channel 3
Channel 4
CH0
CH1
CH2
CH3
56/71
FEDL22420-08
ML22420MB/ ML22460MB
12. CVOL command
command
1
0
0
0
1
0
0
CH3 CH2 CH1 CH0
1st byte
2nd byte
CV4 CV3 CV2 CV1 CV0
The CVOL command uses 2 bytes. This command is used to adjust the playback volume of each channel.
This command can be set to each channel and also to multiple channels simultaneously. The channels are
specified by setting CH0 to CH3 bits to “1” state respectively.
It is possible to input this command regardless of the NCR status. This command is not available during power
down, transition to the power-up state or transition to the power-down state.
This command can adjust volume by 32-levels as shown in the table below. The initial value is set to 0 dB
after the reset is released. Also, the setting of this command is initialized after the reset is released or during
power-up,
CV4-0
00
Volume
0dB
(initial value)
CV4-0
10
Volume
-6.31
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
-0.28
-0.58
-0.88
-1.20
-1.53
-1.87
-2.22
-2.59
-2.98
-3.38
-3.81
-4.25
-4.72
-5.22
-5.74
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
-6.90
-7.55
-8.24
-9.00
-9.83
-10.74
-11.77
-12.93
-14.26
-15.85
-17.79
-20.28
-23.81
-29.83
OFF
- Channel setting method
bit
Channel
CH0
CH1
CH2
CH3
Channel 1
Channel 2
Channel 3
Channel 4
57/71
FEDL22420-08
ML22420MB/ ML22460MB
13. AVOL command
command
0
0
0
0
0
0
1
0
0
0
1st byte
2nd byte
AV5 AV4 AV3 AV2 AV1 AV0
The AVOL command uses 2 bytes. This command is used to adjust the playback volume. It is possible to
input this command regardless of the NCR status. This command is not available during power down state,
transition to power-up state or transition to power-down state.
This command can adjust volume by 50-levels as shown in the table below. The initial value is set to -4.0 dB
after the reset is released. When the STOP command is input, the value set by the AVOL command is retained.
When powered down, the value set by the AVOL command is initialized.
AV5-0
3F
Volume (dB)
+12.0
+11.5
+11.0
+10.5
+10.0
+9.5
AV5-0
2F
Volume (dB)
+4.0
AV5-0
1F
Volume (dB)
-8.0
AV5-0
0F
Volume (dB)
-34.0
OFF
3E
3D
3C
3B
3A
39
38
37
36
35
2E
2D
2C
2B
2A
29
28
27
26
25
+3.5
+3.0
+2.5
+2.0
+1.5
+1.0
+0.5
+0.0
-1.0
-2.0
-3.0
-4.0
1E
1D
1C
1B
1A
19
18
17
16
15
-9.0
0E
0D
0C
0B
0A
09
08
07
06
05
-10.0
-11.0
-12.0
-13.0
-14.0
-16.0
-18.0
-20.0
-22.0
-24.0
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
+9.0
+8.5
+8.0
+7.5
+7.0
+6.5
OFF
OFF
34
24
14
04
33
+6.0
23
13
-26.0
03
OFF
(initial value)
32
31
30
+5.5
+5.0
+4.5
22
21
20
-5.0
-6.0
-7.0
12
11
10
-28.0
-30.0
-32.0
02
01
00
OFF
OFF
OFF
To know the volume controls more
Three commands (: CVOL, AVOL and AMODE) can control volume. CVOL
sets volume of each channel. AVOL sets volume of signal after mixing. And
AMODE sets input gain of amplifier.
CVOL setting
DAG bits in AMODE
AVOL setting
Channel 1
DAC
GAIN
MIXING
Filter
SPP
SPM
AMP
Channel 4
AMP
GAIN
AMP
AIG bits in AMODE
AIN
58/71
FEDL22420-08
ML22420MB/ ML22460MB
Command Flow Charts
1-Byte Command Input Flow (applied to the PUP, PDWN, STOP, START, SLOOP, and CLOOP commands)
Start
CBUSYB “H”?
N
Y
Input command
CBUSYB “H”?
N
Y
End
2-Byte Command Input Flow (applied to the AMODE, PLAY, FADR, MUON, CVOL, and AVOL commands)
Start
CBUSYB “H”?
N
Y
Input the 1st byte of command
CBUSYB “H”?
N
Y
Input the 2nd byte of command
CBUSYB “H”?
N
Y
End
59/71
FEDL22420-08
ML22420MB/ ML22460MB
Status Read Flow
RDSTAT command
CBUSYB “H”?
Y
N
Read status (SI=”L”)
Power-On Flow
Apply power, Drive RESETB “L”
Waited for
100 µs?
N
Y
Drive RESETB “H”
Example of Power-Up Flow
Power-down state
PUP command
AMODE command
Example of Playback Start Flow
Power-up state
Idle (not playback)?
Y
N
Single-channel playback
PLAY command
Multi-channel playback
FADR command
START command
Example of Playback Stop Flow
Playing
STOP command
60/71
FEDL22420-08
ML22420MB/ ML22460MB
Continuous Playback Start Flow
Playback start
Playing
Within 10mS
PLAY/START/MUON command
Loop Start Flow
Playback start
Playing
Within 10mS
SLOOP command
Loop Stop Flow
Looping
Stop after playback is finished all the
way through the phrase
Stop playback forcibly
CLOOP command
STOP command
Power-Down Flow
Power-up state
PDWN command
61/71
FEDL22420-08
ML22420MB/ ML22460MB
Detailed Flow of “Power-Up ⇒ Playback ⇒ Power-Down”
Power-down state
A
N
N
N
CBUSYB “H”?
Y
CBUSYB “H”?
N
Y
PUP command
RDSTAT command
CBUSYB “H”?
Y
CBUSYB “H”?
Y
N
1st byte of AMODE command
Read status
CBUSYB “H”?
BUSYB “H”?
Y
N
Y
2nd byte of AMODE command
1st byte of AMODE command
CBUSYB “H”?
Y
N
CBUSYB “H”?
N
Y
1st byte of PLAY command
2nd byte of AMODE command
CBUSYB “H”?
Y
N
CBUSYB “H”?
Y
N
2nd byte of PLAY command
PDWN command
A
CBUSYB “H”?
Y
N
Power-down state
62/71
FEDL22420-08
ML22420MB/ ML22460MB
TERMINATION OF THE SG PIN
The SG pin is the signal ground for the built-in speaker amplifier. Connect a capacitor between this pin and the
analog ground (: DGND) pin to prevent the trouble caused by noises.
Recommended capacitance value is shown below. However, it is important to evaluate and decide using the own
board.
Also, start playback after each output voltage is stabilized.
Recommended
capacitance value
Pin
SG
Remarks
The time to stabilize voltage of the speaker outputs (:SPM and
SPP) is longer, if use the larger capacitance.
0.1 µF ±20%
TERMINATION OF THE VDDL PIN
The VDDL pin is the regulator output that is power supply for the internal logic circuitry. Connect a capacitor
between this pin and the ground (: DGND) pin to prevent the trouble caused by noises and to hold power supply
voltage steady.
The recommended capacitance value is shown below. However, it is important to evaluate and decide using the
own board.
Also, start the next operation after each output voltage is stabilized.
Recommended
capacitance value
Pin
Remarks
The time to stabilize voltage of each output is longer, if use the
larger capacitance.
VDDL
10 µF ±20%
63/71
FEDL22420-08
ML22420MB/ ML22460MB
POWER SUPPLY WIRING
The power supplies of this LSI are divided into the following two:
• Power supply for logic circuitry (: DVDD
)
• Power supply for speaker amplifier (: SPVDD
)
As shown in the figure below, supply DVDD and SPVDD from the same power supply, and separate them into
analog and logic power supplies in the wiring.
DVDD
DGND
5V
SPVDD
SPGND
64/71
FEDL22420-08
ML22420MB/ ML22460MB
RECOMMENDED CERAMIC RESONATOR
Recommended ceramic resonators for oscillation and conditions are shown below for reference.
KYOCERA Corporation
Conditions
Freq [Hz]
Type
C1
C2
Rf
Rd Supply voltage Operating Temperature
[pF]
[pF] [Ohm] [Ohm]
Range [V]
Range [°C]
2.7 to3.3
4.5 to5.5
4.096M PBRC4.096MR50X000 15(built-in)
---
--
-20 to +85
Note: C1 and C2 are capacitors built-in resonator.
Circuit diagram
GND
VDD
C2
C1
TDK Corporation
Conditions
Freq [Hz]
Type
C1
C2
Rf
C1 Supply voltage Operating Temperature
[pF]
[pF] [Ohm] [pF]
Range [V]
2.7 to3.6
4.5 to5.5
2.7 to3.6
Range [°C]
FCR4.0MXC5
FCR4.0MXC5
FCR4.09MXC5
4.000M
4.096M
30 (built-in)
30 (built-in)
---
---
---
---
-40 to +85
-40 to +85
FCR4.09MXC5
4.5 to5.5
Note: C1 and C2 are capacitors built-in resonator.
Circuit diagram
GND
VDD
C2
C1
65/71
FEDL22420-08
ML22420MB/ ML22460MB
MURATA Corporation
Conditions
Rd
Supply
voltage
Operating
Temperature
Range [°C]
Freq [Hz]
Type
C1
[pF]
C2
Rf
[pF] [Ohm] [Ohm]
Range [V]
SMD
CSTCR4M00G55-R0
CSTLS4M00G56-B0
CSTCR4M00G55-R0
CSTLS4M00G56-B0
CSTCR4M09G55-R0
CSTLS4M09G56-B0
CSTCR4M09G55-R0
39 (Built-in)
47 (Built-in)
39 (Built-in)
47 (Built-in)
39 (Built-in)
47 (Built-in)
39 (Built-in)
47 (Built-in)
2.7 to 3.6
4.5 to 5.5
2.7 to 3.6
4.5 to 5.5
Leaded
4.000M
---
---
---
---
SMD
Leaded
SMD
-40 to +85*
Leaded
4.096M
SMD
Leaded CSTLS 4M09G56-B0
Note: C1 and C2 are capacitors built-in resonator.
Circuit diagram
GND
VDD
C2
C1
66/71
FEDL22420-08
ML22420MB/ ML22460MB
APPLICATION CIRCUIT
ML22420: DVDD=SPVDD= Vdd
Ext. ROM
CSB
SCK
SI
RESETB
CSB
SCK
SI
SO
MCU
PCSB
PSCK
PSO
PSI
SO
CBUSYB
speaker
DIPH
SPM
SPP
0.1µF
0.1µF
SG
TESTI
AIN
VDDL
DVDD
10µF
33pF
XT
SPVDD
0.1 µF
DGND
4.096MHz
33pF
0.1 µF
Vdd
XTB
SPGND
ML22460: DVDD=SPVDD= Vdd
7kΩ
MCU
7kΩ
Ext. ROM
CSB
SCL
SDA
PCSB
SCK
SI
SO
(CBUSYB) PSCK
RESETB
PSO
PSI
Speaker
SAD2-0
SPM
SPP
0.1µF
0.1µF
SG
TESTI
AIN
VDDL
DVDD
10µF
33pF
XT
SPVDD
4.096MHz
33pF
0.1 µF
0.1 µF
DGND
SPGND
Vdd
XTB
67/71
FEDL22420-08
ML22420MB/ ML22460MB
PACKAGE DIMENSIONS
(Unit: mm)
Notes for Mounting the Surface Mount Type Package:
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in
storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name,
package name, pin number, package code and desired mounting conditions (reflow method, temperature and
times).
68/71
FEDL22420-08
ML22420MB/ ML22460MB
REVISION HISTORY
Page
Previous
Edition
Document No.
Date
Description
Current
Edition
FEDL22420FULL-01 Sep. 17, 2008
–
–
11,19
49
Final edition 1
17
-
Add Serial ROM interface timing information
Correct ML22460 application circuit
Remove all tCB2
-
-
Correct Max value of LINE output voltage
range
14
11
49
44
1
10
11
49
44
1
FEDL22420FULL-03 Mar. 25, 2009
Correct max value of tCB1
Modify application circuit
Correct value for AVOL
Add Maximum External ROM capacity
Modify PSO/PSI/PSCK/PCSB initial value
Modify application circuit(ML22460)
Modify AVOL volume table.
FEDL22420FULL-04
Aug.26,2009
5
5
49
44
12
1
49
44
12
1
FEDL22420FULL-05
FEDL22420-06
Aug.25,2011
Oct. 10, 2013
Dec. 16 , 2015
Modify tDOD1.
( SCK rise edge -> SCK fall edge )
Changes the “External ROM capacity and
maximum vocal reproduction time”
FEDL22420-07
1
1
Package is changed.
Add Playback method.
2
2
The START command is added to the
applicable command of tCM.
11
11
FEDL22420-08
Sep. 01, 2017
tPOPA3 and tPDA3 is added to CBUSYB “L” level
output time in AC Characteristics(Common to
All Products).
11
11,12
t
POPA2 is modified to CBUSYB “L” level output
time in AC Characteristics(Common to All
Products).
69/71
FEDL22420-08
ML22420MB/ ML22460MB
Page
Previous
Edition
Document No.
Date
Description
Current
Edition
“Pulse width of spikes which must be
suppressed by the input filter” is added.
12
13
13
13
14
14
14
15
Time chart of TRST is modified.
Time chart of tPUP1 is modified.
Time chart of tPD1 is modified.
Explanation of the playback start timing by
the PLAY command is added.
15
15
16
16
16
17
Explanation of the playback stop timing is
added.
Explanation of the continuous playback
timing by the PLAY command is added.
“Continuous Playback Timing by the START
command” is added.
-
17
18
18
19
19
Explanation of the silence Insertion timing by
the MUON command is modified.
16
17
17
-
“Repeat Playback Set/Release Timing by the
SLOOP and CLOOP Commands” is added.
Explanation of the timing of volume change
by the CVOL command is modified.
“Timing of Volume Change by the AVOL
Command” is added.
"TIMING DIAGRAMS (I2C INTERFACE
(ML22460))" is added.
-
27
-
20-27
37
Add Silence step.
Explanation of NCR/BUSYB is added to the
time chart of RDSTAT.
41
Time chart of tPOPA3 and tPDA3 is added.
Time chart of tPOPA1, tPOPA2, tPDA1 and tPDA2 is
modified.
33,34
-
44-46
52
"The START Command Input Timing for
Continuous Playback" is added.
-
58-61
67
Add Command Flow Charts.
Change of the package.
50
70/71
FEDL22420-08
ML22420MB/ ML22460MB
NOTES
1) The information contained herein is subject to change without notice.
2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can
break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from
failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire
prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for
any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
3) Examples of application circuits, circuit constants and any other information contained herein are provided only to
illustrate the standard usage and operations of the Products.The peripheral conditions must be taken into account when
designing circuits for mass production.
4) The technical information specified herein is intended only to show the typical functions of the Products and examples of
application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property
rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this
document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights
owned by third parties, arising out of the use of such technical information.
5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems,
gaming/entertainment sets) as well as the applications indicated in this document.
6) The Products specified in this document are not designed to be radiation tolerant.
7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and
consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary
communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and
power transmission systems.
8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power
control systems, and submarine repeaters.
9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the
recommended usage conditions and specifications contained herein.
10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document.
However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have
no responsibility for any damages arising from any inaccuracy or misprint of such information.
11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive.
For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no
responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
12) When providing our Products and technologies contained in this document to other countries, you must abide by the
procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US
Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.
Copyright 2008 – 2017 LAPIS Semiconductor Co., Ltd.
2-4-8 Shinyokohama, Kouhoku-ku,
Yokohama 222-8575, Japan
http://www.lapis-semi.com/en/
71/71
相关型号：
©2020 ICPDF网 联系我们和版权申明