K4H641638Q-LCCC [SAMSUNG]
Cache DRAM Module, 4MX16, 0.65ns, CMOS, PDSO66;
| 型号： | K4H641638Q-LCCC |
| 厂家： | 
SAMSUNG |
| 描述： | Cache DRAM Module, 4MX16, 0.65ns, CMOS, PDSO66 时钟 动态存储器 光电二极管 内存集成电路 |
| 文件： | 总27页 (文件大小：586K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Rev. 1.1, Sep. 2010
K4H641638Q
64Mb Q-die DDR SDRAM
66TSOP-(II) with Lead-Free & Halogen-Free
(RoHS compliant)
datasheet
SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND
SPECIFICATIONS WITHOUT NOTICE.
Products and specifications discussed herein are for reference purposes only. All information discussed
herein is provided on an "AS IS" basis, without warranties of any kind.
This document and all information discussed herein remain the sole and exclusive property of Samsung
Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property
right is granted by one party to the other party under this document, by implication, estoppel or other-
wise.
Samsung products are not intended for use in life support, critical care, medical, safety equipment, or
similar applications where product failure could result in loss of life or personal or physical harm, or any
military or defense application, or any governmental procurement to which special terms or provisions
may apply.
For updates or additional information about Samsung products, contact your nearest Samsung office.
All brand names, trademarks and registered trademarks belong to their respective owners.
ⓒ 2010 Samsung Electronics Co., Ltd. All rights reserved.
- 1 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
Revision History
Revision No.
History
Draft Date
May. 2010
Sep. 2010
Remark
Editor
S.H.Kim
S.H.Kim
1.0
1.1
- First Spec. Release
- Added EMRS Table on page 21.
-
-
- 2 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
Table Of Contents
64Mb Q-die DDR SDRAM
1. Key Features.................................................................................................................................................................4
2. Ordering Information.....................................................................................................................................................4
3. Operating Frequencies .................................................................................................................................................4
4. Pin / Ball Description.....................................................................................................................................................5
5. Package Physical Dimension........................................................................................................................................6
6. Block Diagram (1Mb x16 I/O x4 Banks)........................................................................................................................7
7. Input/Output Function Description ................................................................................................................................8
8. Command Truth Table..................................................................................................................................................9
9. General Description ......................................................................................................................................................10
10. Absolute Maximum Rating..........................................................................................................................................10
11. DC Operating Conditions............................................................................................................................................10
12. DDR SDRAM Spec Items & Test Conditions..............................................................................................................11
13. Input/Output Capacitance ...........................................................................................................................................11
14. Detailed test condition for DDR SDRAM IDD1 & IDD7A ............................................................................................12
15. DDR SDRAM IDD Spec Table....................................................................................................................................13
16. AC Operating Conditions ............................................................................................................................................14
17. AC Overshoot/Undershoot specification for Address and Control Pins......................................................................14
18. Overshoot/Undershoot specification for Data, Strobe and Mask Pins........................................................................15
19. AC Timing Parameters & Specifications.....................................................................................................................16
20. System Characteristics for DDR SDRAM ...................................................................................................................17
21. Component Notes.......................................................................................................................................................18
22. System Notes..............................................................................................................................................................20
23. Output Drive Strength and Extended Mode Register Set for 64Mb DDR ...................................................................21
24. IBIS : I/V Characteristics for Input and Output Buffers................................................................................................22
- 3 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
1. Key Features
• VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for 400
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency : DDR400(3 Clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM for write masking only (x16)
• DM for write masking only (x4, x8)
• Auto & Self refresh
• 15.6us refresh interval(4K/64ms refresh)
• Maximum burst refresh cycle : 8
• 66pin TSOP II Lead-Free and Halogen-Free package
• RoHS compliant
2. Ordering Information
Part No.
Org.
Max Freq.
Interface
Package
NOTE
66pin TSOP II
Lead-Free & Halogen-Free
K4H641638Q-LC/LCC
4M x 16
SSTL2
1
CC(DDR400@CL=3)
NOTE :
1. “L” Part number(12th digit) stands for RoHS compliant and Halogen-Free product.
3. Operating Frequencies
CC(DDR400@CL=3)
Speed @CL2
Speed @CL2.5
Speed @CL3
CL-tRCD-tRP
-
166MHz
200MHz
3-3-3
- 4 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
4. Pin / Ball Description
66pin TSOP - II
4Mb x 16
V
SS
1
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
V
DD
DQ15
2
DQ
0
VSSQ
3
VDDQ
DQ14
DQ13
4
DQ
1
2
5
DQ
VDDQ
6
VSSQ
DQ12
DQ11
7
DQ
3
4
8
DQ
VSSQ
9
VDDQ
DQ10
10
11
12
13
14
15
16
17
18
19
20
21
22
23
DQ
5
6
66Pin TSOPII
(400mil x 875mil)
(0.65mm Pin Pitch)
DQ
9
DQ
VDDQ
VSSQ
DQ
NC
8
DQ
7
NC
Bank Address
BA0~BA1
VSSQ
VDDQ
UDQS
NC
LDQS
NC
Auto Precharge
A10
VREF
VDD
VSS
NC
LDM
WE
UDM
CK
CK
CAS
RAS
CS
CKE
NC
NC
24
25
26
27
28
29
30
31
32
33
NC
A
A
A
A
A
A
A
11
BA
0
9
BA
1
8
AP/A10
7
A
A
A
A
0
1
2
3
6
5
4
VSS
VDD
64Mb TSOP-II Package Pinout
Organization
Row Address
Column Address
4Mx16
A0~A11
A0-A7
DM is internally loaded to match DQ and DQS identically.
Row & Column address configuration
- 5 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
5. Package Physical Dimension
Unit : mm
#66
#34
#1
#33
(1.50)
+0.075
- 0.035
0.125
22.22 ± 0.10
(10°)
0.10 MAX
[
(10°)
0.65TYP
0.075 MAX
[
(0.71)
[0.65 ± 0.08]
Detail A
Detail B
Detail B
0.25TYP
NOTE
1. ( ) IS REFERENCE
2. [ ] IS ASS’Y OUT QUALITY
Detail A
(0° ∼ 8°)
± 0.08
± 0.08
0.30
0.25
66Pin TSOP(II) Package Dimension
- 6 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
6. Block Diagram (1Mb x16 I/O x4 Banks)
LWE
x4/8/16
CK, CK
Data Input Register
Serial to parallel
LUDM (x16)
Bank Select
x8/16/32
0.5Mx32
0.5Mx32
0.5Mx32
0.5Mx32
32
16
16
DQi
CK, CK
ADD
Column Decoder
Latency & Burst Length
Data Strobe
Programming Register
LWCBR
LCKE
LRAS LCBR
LWE
LUDM (x16)
LCAS
CK, CK
DM Input Register
LUDM (x16)
Timing Register
CK, CK
CKE
CS
RAS
CAS
WE
- 7 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
7. Input/Output Function Description
SYMBOL
TYPE
DESCRIPTION
Clock : CK and CK are differential clock inputs. All address and control input signals are sampled on the
positive edge of CK and negative edge of CK. Output (read) data is referenced to both edges of CK. Inter-
nal clock signals are derived from CK/CK.
CK, CK
Input
Clock Enable : CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buf-
fers and output drivers. Taking CKE Low provides PRECHARGE POWER-DOWN and SELF REFRESH
operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for
POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH
exit, and for output disable. CKE must be maintained high throughput READ and WRITE accesses. Input
buffers, excluding CK, CK and CKE are disabled during POWER-DOWN. Input buffers, excluding CKE are
disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS Low level after VDD
CKE
Input
is applied upon 1st power up, After VREF has become stable during the power on and initialization
sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF-REFRESH
entry and exit, VREF must be maintained to this input.
Chip Select : CS enables(registered LOW) and disables(registered HIGH) the command decoder. All com-
mands are masked when CS is registered HIGH. CS provides for external bank selection on systems with
multiple banks. CS is considered part of the command code.
CS
Input
Input
RAS, CAS, WE
Command Inputs : RAS, CAS and WE (along with CS) define the command being entered.
Input Data Mask : DM is an input mask signal for write data. Input data is masked when DM is sampled
HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although
DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds
to the data on DQ0~D7 ; UDM corresponds to the data on DQ8~DQ15. DM may be driven high, low, or
floating during READs.
LDM,(UDM)
BA0, BA1
Input
Input
Bank Addres Inputs : BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE
command is being applied.
Address Inputs : Provide the row address for ACTIVE commands, and the column address and AUTO
PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the
respective bank. A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE
applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is
selected by BA0, BA1. The address inputs also provide the op-code during a MODE REGISTER SET com-
mand. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command
(MRS or EMRS).
A [0 : 11]
Input
DQ
I/O
I/O
Data Input/Output : Data bus
Data Strobe : Output with read data, input with write data. Edge-aligned with read data, centered in write
data. Used to capture write data. For the x16, LDQS corresponds to the data on
DQ0~D7 ; UDQS corresponds to the data on DQ8~DQ15.
LDQS,(U)DQS
LDQS is NC on x4 and x8.
NC
-
No Connect : No internal electrical connection is present.
DQ Power Supply : +2.5V ± 0.2V.
DQ Ground.
VDDQ
Supply
Supply
Supply
Supply
Input
VSSQ
VDD
Power Supply : +2.5V ± 0.2V.
Ground.
VSS
VREF
SSTL_2 reference voltage.
- 8 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
8. Command Truth Table
(V=Valid, X=Don′t Care, H=Logic High, L=Logic Low)
A0 ~ A9,
COMMAND
CKEn-1 CKEn
CS
RAS
CAS
WE
BA0,1
A10/AP
OP CODE
NOTE
A11 ~ A12
Register
Register
Extended MRS
Mode Register Set
Auto Refresh
H
H
X
X
H
L
L
L
L
L
L
L
L
L
1, 2
1, 2
3
OP CODE
H
L
L
L
H
X
Entry
Exit
3
Refresh
Self
Refresh
L
H
L
H
X
L
H
X
H
H
X
H
3
L
H
H
H
X
X
X
3
Bank Active & Row Addr.
V
V
Row Address
Read &
Column Address
Auto Precharge Disable
Auto Precharge Enable
Auto Precharge Disable
Auto Precharge Enable
L
H
L
4
4
Column
Address
L
H
L
H
Write &
Column Address
4
Column
Address
H
H
H
X
X
X
L
L
L
H
H
L
L
H
H
L
L
L
V
H
4, 6
7
Burst Stop
Precharge
X
Bank Selection
All Banks
V
X
L
X
H
5
H
L
X
V
X
X
H
X
V
X
X
H
X
V
X
X
H
X
V
X
V
X
X
H
X
V
Entry
Exit
H
L
L
H
L
Active Power Down
X
X
X
H
L
Entry
H
Precharge Power Down Mode
H
L
Exit
L
H
H
H
X
DM(UDM/LDM for x16 only)
No operation (NOP) : Not defined
NOTE :
X
X
8
9
9
H
L
X
H
X
H
1. OP Code : Operand Code. A0 ~ A12& BA0 ~ BA1 : Program keys. (@EMRS/MRS)
2. EMRS/MRS can be issued only at all banks precharge state.
A new command can be issued 2 clock cycles after EMRS or MRS.
3. Auto refresh functions are same as the CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.
If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
5. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
6. During burst write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
7. Burst stop command is valid at every burst length.
8. DM(x4/8) sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
UDM/LDM(x16 only) sampled at the rising and falling edges of the UDQS/LDQS and Data-in are masked at the both edges
(Write UDM/LDM latency is 0).
9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.
- 9 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
1M x 16Bit x 4 Banks Double Data Rate SDRAM
9. General Description
The K4H641638Q is 67,108,864 bits of double data rate synchronous DRAM organized as 4x 1,048,576 words by 16bits, fabricated with SAMSUNG′s
high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 400Mb/s per pin. I/O transactions
are possible on both edges of DQS. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be use-
ful for a variety of high performance memory system applications.
10. Absolute Maximum Rating
Parameter
Symbol
Value
Unit
Voltage on any pin relative to VSS
VIN, VOUT
-0.5 ~ 3.6
V
Voltage on VDD & VDDQ supply relative to VSS
Storage temperature
VDD, VDDQ
TSTG
PD
1.0 ~ 3.6
V
°C
W
-55 ~ +150
Power dissipation
1
Short circuit current
IOS
50
mA
NOTE : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommend operation condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
11. DC Operating Conditions
Recommended operating conditions(Voltage referenced to VSS=0V, TA=0 to 70°C)
Parameter
Symbol
VDD
Min
2.3
Max
Unit
V
NOTE
Supply voltage
2.7
VDDQ
VREF
VTT
I/O Supply voltage
2.3
2.7
V
0.49*VDDQ
VREF-0.04
VREF+0.15
0.51*VDDQ
VREF+0.04
VDDQ+0.3
VREF-0.15
VDDQ+0.3
VDDQ+0.6
I/O Reference voltage
I/O Termination voltage(system)
Input logic high voltage
Input logic low voltage
V
1
2
V
V
IH(DC)
V
VIL(DC)
VIN(DC)
VID(DC)
VI(Ratio)
II
-0.3
-0.3
0.36
0.71
-2
V
Input Voltage Level, CK and CK inputs
V
Input Differential Voltage, CK and CK inputs
V-I Matching: Pull-up to Pull-down Current Ratio
Input leakage current
V
3
4
1.4
2
-
uA
uA
mA
mA
mA
mA
mA
mA
Output leakage current
IOZ
-5
5
Output High Current(Full strengh driver) ; VOUT=VDDQ-0.388V
Output Low Current(Full strengh driver) ; VOUT=0.388V
Output High Current(Week strengh driver) ; VOUT=VDDQ-0.538V
Output Low Current(Week strengh driver) ; VOUT=0.538V
Output High Current(Mached strengh driver) ; VOUT=VDDQ-0.6505V
Output Low Current(Mached strengh driver) ; VOUT=0.6505V
NOTE :
IOH
-13.8
16.5
-18.2
20.2
-15.5
17
-16.1
19.2
-21.8
24.5
-18.9
21.3
IOL
IOH
IOL
IOH
IOL
1. V
is expected to be equal to 0.5*V
of the transmitting device, and to track variations in the dc level of same. Peak-to peak noise on V
may not exceed +/-2% of the
REF
DDQ
REF
dc value.
2. V is not applied directly to the device. V is a system supply for signal termination resistors, is expected to be set equal to V
and must track variations in the DC level
TT
TT
REF,
of V
REF,
3. V is the magnitude of the difference between the input level on CK and the input level on CK.
ID
4. The ratio of the Pull-up current to the Pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to
source voltages from 0.25V to 1.0V. For a given output, it represents the maximum difference between Pull-up and Pull-down drivers due to process variation. The full varia-
tion in the ratio of the maximum to minimum Pull-up and Pull-down current will not exceed 1.7 for device drain to source voltages from 0.1 to 1.0.
- 10 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
12. DDR SDRAM Spec Items & Test Conditions
Conditions
Symbol
IDD0
Operating current - One bank Active-Precharge;
tRC=tRCmin; tCK=5ns for DDR400;
DQ,DM and DQS inputs changing once per clock cycle;
address and control inputs changing once every two clock cycles.
Operating current - One bank operation ; One bank open, BL=4, Reads
IDD1
- Refer to the following page for detailed test condition
Precharge power-down standby current; All banks idle; power - down mode;
CKE = <VIL(max); tCK=5ns for DDR400;
IDD2P
VIN = VREF for DQ,DQS and DM.
Precharge Floating standby current; CS > =VIH(min);All banks idle; CKE > = VIH(min); tCK=5ns for DDR400; Address and other
IDD2F
IDD2Q
control inputs changing once per clock cycle; VIN = VREF for DQ,DQS and DM
Precharge Quiet standby current; CS > = VIH(min); All banks idle;
CKE > = VIH(min); tCK=5ns for DDR400
; Address and other control inputs stable at >= VIH(min) or =<VIL(max); VIN = VREF for DQ ,DQS and DM
Active power - down standby current ; one bank active; power-down mode;
CKE=< VIL (max); tCK=5ns for DDR400;
IDD3P
VIN = VREF for DQ,DQS and DM
Active standby current; CS >= VIH(min); CKE>=VIH(min);
IDD3N
IDD4R
IDD4W
one bank active; tRC=tRASmax; tCK=5ns for DDR400; DQ, DQS and DM inputs changing twice per clock cycle; address and
other control inputs changing once per clock cycle
Operating current - burst read; Burst length = 2; reads; continuous burst; One bank active; address and control inputs changing
once per clock cycle; CL=2 at tCK=5ns for DDR400; 50% of data changing on every transfer; lout = 0 m A
Operating current - burst write; Burst length = 2; writes; continuous burst;
One bank active address and control inputs changing once per clock cycle; tCK=5ns for DDR400; DQ, DM and DQS inputs
changing twice per clock cycle, 50% of input data changing at every burst
Auto refresh current; tRC = tRFC(min) which is 14*tCK for DDR400 at tCK=5ns; distributed refresh
Self refresh current; CKE =< 0.2V; External clock on; tCK=5ns for DDR400.
IDD5
IDD6
Operating current - Four bank operation ; Four bank interleaving with BL=4
IDD7A
-Refer to the following page for detailed test condition
13. Input/Output Capacitance
(TA= 25°C, f=100MHz)
Parameter
Symbol
Min
Max
DeltaCap(max)
Unit
NOTE
Input capacitance
(A0 ~ A12, BA0 ~ BA1, CKE, CS, RAS,CAS, WE)
CIN1
1
4
0.5
pF
4
CIN2
COUT
CIN3
Input capacitance( CK, CK )
1
1
1
5
0.25
0.5
pF
pF
pF
4
Data & DQS input/output capacitance
6.5
6.5
1,2,3,4
1,2,3,4
Input capacitance(DM for x4/8, UDM/LDM for x16)
NOTE :
1.These values are guaranteed by design and are tested on a sample basis only.
2. Although DM is an input -only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins.
This is required to match signal propagation times of DQ, DQS, and DM in the system.
3. Unused pins are tied to ground.
4. This parameter is sampled. V
OUT
board level).
= +2.5V +0.2V, V = +2.5V+0.2V. For all devices, f=100MHz, tA=25°C, V
(DC) = V
/2,
DDQ
DDQ
DD
OUT
V
(peak to peak) = 0.2V. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading (to facilitate trace matching at the
- 11 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
14. Detailed test condition for DDR SDRAM IDD1 & IDD7A
IDD1 : Operating current: One bank operation
1. Typical Case: VDD = 2.5V, T= 25°C
Worst Case : VDD = 2.7V, T= 10°C
2. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once
per clock cycle. lout = 0mA
3. Timing patterns
- CC(200Mhz,CL = 3) : tCK = 5ns, CL = 3, BL = 4, tRCD = 3*tCK , tRC = 11*tCK, tRAS = 8*tCK
Read : A0 N N R0 N N N N P0 N N - repeat the same timing with random address changing
*50% of data changing at every transfer
Legend : A=Activate, R=Read, W=Write, P=Precharge, N=DESELECT
IDD7A : Operating current: Four bank operation
1. Typical Case: VDD = 2.5V, T=25°C
Worst Case : VDD = 2.7V, T= 10°C
2. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not
changing. lout = 0mA
3. Timing patterns
- CC(200Mhz,CL = 3) : tCK = 5ns, CL = 3, BL = 4, tRCD = 3*tCK , tRC = 11*tCK, tRAS = 8*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
*50% of data changing at every transfer
Legend : A=Activate, R=Read, W=Write, P=Precharge, N=DESELECT
- 12 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
15. DDR SDRAM IDD Spec Table
4Mx16 (K4H641638Q)
CC(DDR400@CL=3)
Symbol
IDD0
IDD1
50
60
3
IDD2P
IDD2F
IDD2Q
IDD3P
IDD3N
IDD4R
IDD4W
IDD5
25
20
5
30
90
70
80
2
IDD6
Normal
IDD7A
90
- 13 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
16. AC Operating Conditions
Parameter/Condition
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
Input Differential Voltage, CK and CK inputs
Input Crossing Point Voltage, CK and CK inputs
I/O Reference Voltage
Symbol
VIH(AC)
Min
VREF + 0.31
Max
Unit
V
NOTE
VIL(AC)
VID(AC)
VIX(AC)
VREF - 0.31
VDDQ+0.6
V
0.7
V
1
2
3
0.5*VDDQ-0.2
0.45 x VDDQ
0.5*VDDQ+0.2
0.55 x VDDQ
V
V
REF(AC)
V
NOTE :
1. V is the magnitude of the difference between the input level on CK and the input level on CK.
ID
2. The value of V is expected to equal 0.5*V
of the transmitting device and must track variations in the dc level of the same.
IX
DDQ
3. V
is expected to equal V
/2 of the transmitting device and to track variations in the DC level of the same.
REF
DDQ
Peak-to-peak noise (non-common mode) on V
may not exceed ±2 percent of the DC value. Thus, from V
/2, V
is allowed ±25mV for DC error and an additional
REF
DDQ
REF
±25mV for AC noise. This measurement is to be taken at the nearest V
by-pass capacitor.
REF
17. AC Overshoot/Undershoot specification for Address and Control Pins
Specification
Parameter
DDR400
1.5 V
DDR333
Maximum peak amplitude allowed for overshoot
1.5 V
1.5 V
Maximum peak amplitude allowed for undershoot
1.5 V
The area between the overshoot signal and VDD must be less than or equal to
4.5 V-ns
4.5 V-ns
4.5 V-ns
4.5 V-ns
The area between the undershoot signal and GND must be less than or equal to
V
DD
Overshoot
Area
5
4
Maximum Amplitude = 1.5V
3
2
1
0
-1
-2
-3
-4
-5
Maximum Amplitude = 1.5V
GND
0
0.6875
0.5 1.0
1.5
2.5
3.5
4.5
5.5
6.3125
6.0 6.5
undershoot
7.0
2.0
3.0
4.0
5.0
Tims(ns)
AC overshoot/Undershoot Definition
- 14 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
18. Overshoot/Undershoot specification for Data, Strobe and Mask Pins
Specification
DDR400
Parameter
Maximum peak amplitude allowed for overshoot
1.2 V
1.2 V
Maximum peak amplitude allowed for undershoot
The area between the overshoot signal and VDD must be less than or equal to
2.4 V-ns
2.4 V-ns
The area between the undershoot signal and GND must be less than or equal to
V
DDQ
Overshoot
5
4
Maximum Amplitude = 1.2V
3
2
Area
1
0
-1
-2
-3
-4
-5
Maximum Amplitude = 1.2V
GND
0
0.5 1.0 1.42 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 5.68 6.0 6.5 7.0
Tims(ns)
undershoot
DQ/DM/DQS AC overshoot/Undershoot Definition
- 15 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
19. AC Timing Parameters & Specifications
CC
(DDR400@CL=3.0)
Parameter
Symbol
Unit
NOTE
Min
55
70
40
15
Max
Row cycle time
tRC
tRFC
tRAS
tRCD
tRP
ns
ns
ns
ns
ns
ns
ns
tCK
ns
ns
Refresh row cycle time
Row active time
70K
RAS to CAS delay
Row precharge time
15
Row active to Row active delay
Write recovery time
Last data in to Read command
tRRD
tWR
tWTR
10
15
2
-
6
5
CL=2.0
CL=2.5
CL=3.0
-
12
10
Clock cycle time
tCK
Clock high level width
Clock low level width
DQS-out access time from CK/CK
Output data access time from CK/CK
tCH
tCL
tDQSCK
tAC
0.45
0.45
-0.55
-0.65
-
0.55
0.55
+0.55
+0.65
0.4
tCK
tCK
ns
ns
ns
TSOP
FBGA
22
22
Data strobe edge to output data edge
tDQSQ
-
0.4
ns
Read Preamble
tRPRE
tRPST
tDQSS
tWPRES
tWPRE
tDSS
tDSH
tDQSH
tDQSL
tIS
tIH
tIS
tIH
tHZ
tLZ
tMRD
tDS
0.9
0.4
0.72
0
1.1
0.6
1.28
tCK
tCK
tCK
ns
tCK
tCK
tCK
tCK
tCK
ns
ns
ns
ns
ns
ns
ns
ns
Read Postamble
CK to valid DQS-in
DQS-in setup time
DQS-in hold time
DQS falling edge to CK rising-setup time
DQS falling edge from CK rising-hold time
DQS-in high level width
13
0.25
0.2
0.2
0.35
0.35
0.6
0.6
0.7
0.7
-0.65
-0.65
10
DQS-in low level width
Address and Control Input setup time(fast)
Address and Control Input hold time(fast)
Address and Control Input setup time(slow)
Address and Control Input hold time(slow)
Data-out high impedance time from CK/CK
Data-out low impedance time from CK/CK
Mode register set cycle time
15, 17~19
15, 17~19
16~19
16~19
11
+0.65
+0.65
11
DQ & DM setup time to DQS
0.4
j, k
j, k
ns
DQ & DM hold time to DQS
tDH
0.4
Control & Address input pulse width
DQ & DM input pulse width
Exit self refresh to non-Read command
Exit self refresh to read command
Refresh interval time
tIPW
tDIPW
tXSNR
tXSRD
tREFI
2.2
1.75
75
ns
ns
ns
tCK
us
18
18
200
15.6
14
21
tHP
-tQHS
Output DQS valid window
Clock half period
tQH
tHP
-
ns
ns
tCLmin
or tCHmin
-
20, 21
TSOP
FBGA
tQHS
tQHS
tWPST
0.5
0.5
0.6
ns
ns
tCK
21
21
12
Data hold skew factor
DQS write postamble time
Active to Read with Auto precharge
command
0.4
15
tRAP
(tWR/tCK)
+
(tRP/tCK)
Autoprecharge write recovery +
Precharge time
tDAL
tCK
tCK
23
Power Down Exit
tPDEX
1
- 16 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
20. System Characteristics for DDR SDRAM
The following specification parameters are required in systems using DDR400 and DDR333 devices to ensure proper system performance. these char-
acteristics are for system simulation purposes and are guaranteed by design.
[ Table 1 ] Input Slew Rate for DQ, DQS, and DM
AC CHARACTERISTICS
DDR400
DDR333
Units
NOTE
PARAMETER
DQ/DM/DQS input slew rate measured between
IH(DC), VIL(DC) and VIL(DC), VIH(DC)
SYMBOL
MIN
MAX
MIN
MAX
DCSLEW
0.5
4.0
0.5
4.0
V/ns
a, l
V
[ Table 2 ] Input Setup & Hold Time Derating for Slew Rate
Input Slew Rate
0.5 V/ns
∆tIS
0
∆tIH
Units
ps
NOTE
0
0
0
i
i
i
0.4 V/ns
+50
+100
ps
0.3 V/ns
ps
[ Table 3 ] Input/Output Setup & Hold Time Derating for Slew Rate
Input Slew Rate
0.5 V/ns
∆tDS
0
∆tDH
0
Units
ps
NOTE
k
k
k
0.4 V/ns
+75
+150
+75
+150
ps
0.3 V/ns
ps
[ Table 4 ] Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate
Delta Slew Rate
+/- 0.0 V/ns
∆tDS
0
∆tDH
0
Units
ps
NOTE
j
j
j
+/- 0.25 V/ns
+/- 0.5 V/ns
+50
+100
+50
+100
ps
ps
[ Table 5 ] Output Slew Rate Characteristice (x4, x8 Devices only)
Typical Range
Minimum
Maximum
(V/ns)
Slew Rate Characteristic
(V/ns)
NOTE
(V/ns)
1.0
Pull-up Slew Rate
Pull-down slew
1.2 ~ 2.5
1.2 ~ 2.5
4.5
4.5
a,c,d,f,g,h
b,c,d,f,g,h
1.0
[ Table 6 ] Output Slew Rate Characteristice (x16 Devices only)
Typical Range
Minimum
(V/ns)
Maximum
(V/ns)
Slew Rate Characteristic
(V/ns)
NOTE
Pull-up Slew Rate
Pull-down slew
1.2 ~ 2.5
1.2 ~ 2.5
0.7
0.7
5.0
5.0
a,c,d,f,g,h
b,c,d,f,g,h
[ Table 7 ] Output Slew Rate Matching Ratio Characteristics
AC CHARACTERISTICS
DDR400
DDR333
NOTE
e, l
PARAMETER
Output Slew Rate Matching Ratio (Pull-up to Pull-down)
MIN
0.67
MAX
1.5
MIN
0.67
MAX
1.5
- 17 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
21. Component Notes
1. All voltages referenced to VSS
.
2. Tests for ac timing, IDD, and electrical, ac and dc characteristics, may be conducted at nominal reference/supply voltage levels,
but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Figure 1 represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be
either a precise representation of the typical system environment nor a depiction of the actual load presented by a production
tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment.
Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
VTT
50Ω
Output
(Vout)
30pF
Figure 1. Timing Reference Load
4. AC timing and IDD tests may use a VIL to VIH swing of up to 1.5 V in the test environment, but input timing is still referenced to
V
REF (or to the crossing point for CK/CK), and parameter specifications are guaranteed for the specified ac input levels under normal
use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between VIL(AC) and VIH(AC).
5. The ac and dc input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result
of the signal crossing the ac input level and will remain in that state as long as the signal does not ring back above (below) the dc
input LOW (HIGH) level.
6. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE ≤ 0.2VDDQ is
recognized as LOW.
7. Enables on.chip refresh and address counters.
8. IDD specifications are tested after the device is properly initialized.
9. The CK/CK input reference level (for timing referenced to CK/CK) is the point at which CK and CK cross; the input reference level
for signals other than CK/CK, is VREF
.
10. The output timing reference voltage level is VTT
.
11. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to
a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
12. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but sys
tem performance (bus turnaround) will degrade accordingly.
13. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A
valid transition is defined as monotonic and meeting the input slew rate specifications of the device. when no writes were previ
ously in progress on the bus, DQS will be transitioning from High- Z to logic LOW. If a previous write was in progress, DQS could
be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
14. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
15. For command/address input slew rate ≥ 1.0 V/ns
16. For command/address input slew rate ≥ 0.5 V/ns and < 1.0 V/ns
17. For CK & CK slew rate ≥ 1.0 V/ns
18. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by
device design or tester correlation.
19. Slew Rate is measured between VOH(AC) and VOL(AC).
- 18 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
20. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).....For example, tCL and tCH are = 50% of the
period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into
the clock traces.
21. tQH = tHP - tQHS, where:
tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for 1) The
pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one tansition followed by the worst
case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p-
channel to n-channel variation of the output drivers.
22. tDQSQ
Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
23. tDAL = (tWR/tCK) + (tRP/tCK)
For each of the terms above, if not already an integer, round to the next highest integer. Example: For DDR400 at CL=3 and
tCK=5ns tDAL = (15 ns / 5 ns) + (15 ns/ 5ns) = (3) + (3)
tDAL = 6 clocks
- 19 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
22. System Notes
a. Pull-up slew rate is characteristized under the test conditions as shown in Figure 2
Test point
50Ω
Output
VSSQ
Figure 2. Pull-up slew rate test load
b. Pull-down slew rate is measured under the test conditions shown in Figure 3
VDDQ
50Ω
Test point
Output
Figure 3. Pull-down slew rate test load
c. Pull-up slew rate is measured between (VDDQ/2 - 320 mV +/- 250 mV)
Pull-down slew rate is measured between (VDDQ/2 + 320 mV +/- 250 mV)
Pull-up and Pull-down slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output
switching.
Example : For typical slew rate, DQ0 is switching
For minmum slew rate, all DQ bits are switching from either high to low, or low to high.
The remaining DQ bits remain the same as for previous state.
d. Evaluation conditions
Typical : 25 °C (T Ambient), VDDQ = 2.5V, typical process
Minimum : 70 °C (T Ambient), VDDQ = 2.3V, slow - slow process
Maximum : 0 °C (T Ambient), VDDQ = 2.7V, fast - fast process
e. The ratio of Pull-up slew rate to Pull-down slew rate is specified for the same temperature and voltage, over the entire temperature
and voltage range. For a given output, it represents the maximum difference between Pull-up and Pull-down drivers due to process
variation.
f. Verified under typical conditions for qualification purposes.
g. TSOPII package divices only.
h. Only intended for operation up to 400 Mbps per pin.
i. A derating factor will be used to increase tIS and tIH in the case where the input slew rate is below 0.5V/ns
as shown in Table 2. The Input slew rate is based on the lesser of the slew rates detemined by either VIH(AC) to VIL(AC) or
VIH(DC) to VIL(DC), similarly for rising transitions.
j. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 & 4.
Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, Input slew rate is based on the lesser of the
slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.
The delta rise/fall rate is calculated as:
{1/(Slew Rate1)} - {1/(Slew Rate2)}
For example : If Slew Rate 1 is 0.5 V/ns and slew Rate 2 is 0.4 V/ns, then the delta rise, fall rate is - 0.5ns/V . Using the table given, this
would result in the need for an increase in tDS and tDH of 100 ps.
k. Table 3 is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser
on the lesser of the AC - AC slew rate and the DC- DC slew rate. The inut slew rate is based on the lesser of the slew rates deter
mined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), and similarly for rising transitions.
l. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transi
tions through the DC region must be monotonic.
- 20 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
23. Output Drive Strength and Extended Mode Register Set for 64Mb DDR
The 100%, 60%, and 30% or matched impedance drive strength options are required and are defined in External Mode Register (EMRS). The Extended
Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is
not defined, therefore must be written after power up0 for proper operation. The extended mode register is written by asserting low on CS, RAS, CAS, and
WE. The state of A0, A2 ~ A5, A7 ~ A11and BA1 is written in the mode register in the same cycle as CS, RAS, CAS, and WE going low. The DDR SDRAM
should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 and A6 are used for setting driver strength to
100%, 60%, or 30%. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be
changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or
disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.
BA1
BA0
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
1
RFU must be set to "0"
DS1
RFU must be set to "0"
DS0
DLL
BA1
0
1
Mode
MRS
A6 A1
Drive Strength
Strength
100%
60%
Comment
A0
0
DLL
Enable
Disable
0
0
1
0
1
0
Full
weak
RFU
EMRS
1
RFU
Do not use
Matched
impedance
Output driver
matches impedance
1
1
30%
- 21 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
24. IBIS : I/V Characteristics for Input and Output Buffers
DDR SDRAM Output Driver V-I Characteristics
DDR SDRAM Output driver characteristics are defined for full and half strength operation as selected by the EMRS bit A1.
Figures 4, 5 and 6 show the driver characteristics graphically, and tables 8, 9 and 10 show the same data in tabular format suitable for
input into simulation tools. The driver characteristcs evaluation conditions are:
Typical
Minimum
Maximum
25×C
70×C
0×C
VDD/VDDQ = 2.5V, typical process
DD/VDDQ = 2.3V, slow-slow process
VDD/VDDQ = 2.7V, fast-fast process
V
Output Driver Characteristic Curves Notes:
1. The full variation in driver current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I
curve of Figures 4, 5 and 6.
2. It is recommended that the "typical" IBIS V-I curve lie within the inner bounding lines of the V-I curves of Figures 4, 5 and 6.
3. The full variation in the ratio of the "typical" IBIS Pull-up to "typical" IBIS Pull-down current should be unity +/- 10%, for device drain to source voltages
from 0.1 to1.0. This specification is a design objective only. It is not guaranteed.
160
Maximum
140
120
100
80
Typical High
Typical Low
Minimum
60
40
20
0
0.0
0.5
1.0
1.5
2.0
2.5
Vout(V)
Pull-down Characteristics for Full Strength Output Driver
0.0
1.0
2.0
0
-20
-40
Minumum
-60
-80
Typical Low
-100
-120
-140
-160
-180
-200
-220
Typical High
Maximum
Pull-up Characteristics for Full Strength Output Driver
Vout(V)
Figure 4. I/V characteristics for input/output buffers : Pull-down(above) and Pull-up(below)
- 22 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
[ Table 8 ] Full Strength Driver Characteristics
Pull-down Current (mA)
Pull-up Current (mA)
Voltage
(V)
Typical
Low
Typical
High
Typical
Typical
High
Minimum
Maximum
Minimum
Maximum
Low
-6.1
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
1.9
2.0
2.1
2.2
2.3
2.4
2.5
2.6
2.7
6.0
6.8
13.5
20.1
26.6
33.0
39.1
44.2
49.8
55.2
60.3
65.2
69.9
74.2
78.4
82.3
85.9
89.1
92.2
95.3
97.2
99.1
100.9
101.9
102.8
103.8
104.6
105.4
4.6
9.6
-7.6
-4.6
-10.0
-20.0
12.2
18.1
24.1
29.8
34.6
39.4
43.7
47.5
51.3
54.1
56.2
57.9
59.3
60.1
60.5
61.0
61.5
62.0
62.5
62.9
63.3
63.8
64.1
64.6
64.8
65.0
9.2
18.2
-12.2
-18.1
-24.0
-29.8
-34.3
-38.1
-41.1
-41.8
-46.0
-47.8
-49.2
-50.0
-50.5
-50.7
-51.0
-51.1
-51.3
-51.5
-51.6
-51.8
-52.0
-52.2
-52.3
-52.5
-52.7
-52.8
-14.5
-9.2
13.8
18.4
23.0
27.7
32.2
36.8
39.6
42.6
44.8
46.2
47.1
47.4
47.7
48.0
48.4
48.9
49.1
49.4
49.6
49.8
49.9
50.0
50.2
50.4
50.5
26.0
-21.2
-13.8
-18.4
-23.0
-27.7
-32.2
-36.0
-38.2
-38.7
-39.0
-39.2
-39.4
-39.6
-39.9
-40.1
-40.2
-40.3
-40.4
-40.5
-40.6
-40.7
-40.8
-40.9
-41.0
-41.1
-41.2
-29.8
33.9
-27.7
-38.8
41.8
-34.1
-46.8
49.4
-40.5
-54.4
56.8
-46.9
-61.8
63.2
-53.1
-69.5
69.9
-59.4
-77.3
76.3
-65.5
-85.2
82.5
-71.6
-93.0
88.3
-77.6
-100.6
-108.1
-115.5
-123.0
-130.4
-136.7
-144.2
-150.5
-156.9
-163.2
-169.6
-176.0
-181.3
-187.6
-192.9
-198.2
93.8
-83.6
99.1
-89.7
103.8
108.4
112.1
115.9
119.6
123.3
126.5
129.5
132.4
135.0
137.3
139.2
140.8
-95.5
-101.3
-107.1
-112.4
-118.7
-124.0
-129.3
-134.6
-139.9
-145.2
-150.5
-155.3
-160.1
- 23 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
90
80
70
60
50
40
30
20
10
0
Maximum
Typical High
Typical Low
Minimum
0.0
1.0
2.0
Pull-down Characteristics for Weak Output Driver
Vout(V)
0.0
1.0
2.0
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
Minumum
Typical Low
Typical High
Maximum
Vout(V)
Pull-up Characteristics for Weak Output Driver
Figure 5. I/V characteristics for input/output buffers : Pull-down(above) and Pull-up(below)
- 24 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
[ Table 9 ] Weak Driver Characteristics
Pull-down Current (mA)
Pull-up Current (mA)
Voltage
(V)
Typical
Low
Typical
High
Typical
Low
Typical
High
Minimum
Maximum
Minimum
Maximum
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
1.9
2.0
2.1
2.2
2.3
2.4
2.5
2.6
2.7
3.4
3.8
2.6
5.0
-3.5
-4.3
-2.6
-5.0
6.9
7.6
5.2
9.9
-6.9
-8.2
-5.2
-9.9
10.3
13.6
16.9
19.6
22.3
24.7
26.9
29.0
30.6
31.8
32.8
33.5
34.0
34.3
34.5
34.8
35.1
35.4
35.6
35.8
36.1
36.3
36.5
36.7
36.8
11.4
15.1
18.7
22.1
25.0
28.2
31.3
34.1
36.9
39.5
42.0
44.4
46.6
48.6
50.5
52.2
53.9
55.0
56.1
57.1
57.7
58.2
58.7
59.2
59.6
7.8
14.6
19.2
23.6
28.0
32.2
35.8
39.5
43.2
46.7
50.0
53.1
56.1
58.7
61.4
63.5
65.6
67.7
69.8
71.6
73.3
74.9
76.4
77.7
78.8
79.7
-10.3
-13.6
-16.9
-19.4
-21.5
-23.3
-24.8
-26.0
-27.1
-27.8
-28.3
-28.6
-28.7
-28.9
-28.9
-29.0
-29.2
-29.2
-29.3
-29.5
-29.5
-29.6
-29.7
-29.8
-29.9
-12.0
-15.7
-19.3
-22.9
-26.5
-30.1
-33.6
-37.1
-40.3
-43.1
-45.8
-48.4
-50.7
-52.9
-55.0
-56.8
-58.7
-60.0
-61.2
-62.4
-63.1
-63.8
-64.4
-65.1
-65.8
-7.8
-14.6
-19.2
-23.6
-28.0
-32.2
-35.8
-39.5
-43.2
-46.7
-50.0
-53.1
-56.1
-58.7
-61.4
-63.5
-65.6
-67.7
-69.8
-71.6
-73.3
-74.9
-76.4
-77.7
-78.8
-79.7
10.4
13.0
15.7
18.2
20.8
22.4
24.1
25.4
26.2
26.6
26.8
27.0
27.2
27.4
27.7
27.8
28.0
28.1
28.2
28.3
28.3
28.4
28.5
28.6
-10.4
-13.0
-15.7
-18.2
-20.4
-21.6
-21.9
-22.1
-22.2
-22.3
-22.4
-22.6
-22.7
-22.7
-22.8
-22.9
-22.9
-23.0
-23.0
-23.1
-23.2
-23.2
-23.3
-23.3
- 25 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
70
60
50
40
30
20
10
0
Maximum
Minimum
0.0
1.0
2.0
2.0
Vout(V)
Pull-down Characteristics for Matched Output Driver
0.0
1.0
0
-10
-20
-30
-40
-50
-60
-70
Minumum
Maximum
Vout(V)
Pull-up Characteristics for Matched Output Driver
Figure 6. I/V characteristics for input/output buffers:Pull-down(above) and Pull-up(below)
- 26 -
Rev. 1.1
K4H641638Q
datasheet
DDR SDRAM
[ Table 10 ] Matched Driver Characteristics
Pull-down Current(mA)
pull-up Current (mA)
Voltage
(V)
Minimum
Maximum
Minimum
Maximum
0
0.0
3.6
0.0
0.0
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
2.2
7.8
-4.4
-8.8
7.3
15.8
23.1
29.4
35.5
41.0
46.1
50.5
53.8
57.3
60.1
-8.8
-15.7
-23.0
-29.4
-35.4
-41.0
-46.0
-50.3
-53.8
-57.2
-60.1
11.0
14.6
16.8
18.3
18.8
19.0
19.6
19.7
19.8
-13.3
-17.3
-18.6
-18.9
-19.0
-19.3
-19.5
-19.6
-19.7
- 27 -
相关型号：
K4H641638Q-LCCCT
Cache DRAM Module, 4MX16, 0.65ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, TSOP2-66
SAMSUNG
K4H641638Q-LLCC0
DDR DRAM, 4MX16, 0.65ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, TSOP2-66
SAMSUNG
K4H641638Q-LLCCT
Cache DRAM Module, 4MX16, 0.65ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, TSOP2-66
SAMSUNG
©2020 ICPDF网 联系我们和版权申明