KS7212 [SAMSUNG]
TIMING & SYNC. GENERATOR FOR B/W CCD; 时序与同步。发电机B / W CCD
| 型号： | KS7212 |
| 厂家： | 
SAMSUNG |
| 描述： | TIMING & SYNC. GENERATOR FOR B/W CCD |
| 文件： | 总18页 (文件大小：203K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
GENERAL DESCRIPTION
The KS7212 is a CMOS integrated circuit designed for
making various timing pulses for B/W CCD camera.
48-QFP-0707
FEATURES
- Compatible with both EIA and CCIR mode
(EIA : KC73125(U)-M, CCIR : KC73129(U)-M)
- Built in auto iris function (Electronic Exposure)
- Mirror mode timing generation
- Field interlace mode only
- Timing and sync one chip IC
- Oscillation frequency
EIA : 19.06992MHz, CCIR : 18.93750MHz
ORDERING INFORMATION
APPLICATION
- B/W CCD Camera
Device
Package
Operating Temperature
KS7212 48-QFP-0707
-20~75°C
BLOCK DIAGRAM
38 37 36 35
33 30 29 28 27 26 25 24
22
21
SHP
SHD
CL
X2
43
41
1/2
GATE1
CLP1
CLP2
CLP3
DFDO
CLEN
WIN
40
18
17
16
15
14
13
X1
Horizontal
F/F
1/606
or
ROM
TS2 45
TS1 46
GATE2
1/525
Vertical
ROM
F/F
1/625
TS0
47
Shutter
Speed
Control
Shutter
Speed
Count
High/Low
Control
PWR 48
Shutter
Speed
ROM
1
2
3
4
7
8
9
10 11 12
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
PIN DESCRIPTIONS
No
Symbol
I/O
Description
CCIR/EIA mode selection
NORMAL/MIRROR mode selection
EE mode control input 1
EE mode control input 2
Ground
Remark
1
2
3
4
5
6
7
8
MD2
MD1
EE1
I
I
I
I
-
-
O
O
O
O
O
O
O
O
O
O
O
O
-
* Information (1)
* Information (1)
* Information (2)
* Information (2)
EE2
VSS1
VDD1
FLD
PBLK
CSYNC
CBLK
VD
+5V
Field separation pulse
Pre - blanking pulse
9
Composite Sync.pulse
Composite Blanking pulse
Vertical driving pulse
Horizontal driving pulse
Window pulse
1/2 HD frequency pulse
1/2 VD frequency pulse
Clamp pulse 3 (Dummy black level)
Clamp pulse 2 (Optical black level)
Clamp pulse 1 (Optical black level)
Ground
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
HD
WIN
CLEN
DFDO
CLP3
CLP2
CLP1
VSS2
VDD2
SHD
SHP
VSS3
XV4
XSG3
V3
XSG1
XV1
XV2
XSUB
VDD3
VSS4
j RG
VDD4
j H2
-
+5V
O
O
-
Data Sample & Hold pulse
Pre - Charge Sample & Hold pulse
Ground
Vertical transfer clock 4
Read out Pulse 3
Vertical transfer clock 3
Read out Pulse 1
Vertical transfer clock 1
Vertical transfer clock 2
Shutter speed control for auto Iris
+5V
O
O
O
O
O
O
O
-
-
O
-
O
O
O
O
-
Ground
Reset gate pulse
+5V
Horizontal transfer pulse 2 ( Mirror mode)
Horizontal transfer pulse 1 ( Normal mode’H’)
Horizontal transfer pulse 3 ( Normal mode’H2’)
Horizontal transfer pulse 4 ( Mirror mode )
j H1
j H3
j H4
VSS5
Ground
Oscillation clock Input EIA : 19,069928MIHz
CCIR : 18.93750MHz
Oscillation clock Output
+5V
40
X1
I
41
42
X2
VDD5
O
O
1/2 Oscillation clock EIA : 9.953496Mhz
CCIR : 9.46875MHz
Ground
Test Input 2
Test Input 1
43
CL
O
44
45
46
47
48
VSS6
TS2
TS1
TS0
PWR
-
I
I
I
-
Test Input 0
Power On Reset
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
Information 1) MD2 and MD1 mode selection ( Pull - down )
MD2
MD1
L
H
L
H
MODE
EIA NORMAL
EIA MIRROR
CCIR NORMAL
CCIR MIRROR
L
H
Information 2 ) EE2 and EE1 shutter speed mode selection ( Pull- up )
EE2
EE1
L
H
L
H
MODE
SHUTTER SPEED STOP
SHUTTER SPEED UP
SHUTTER SPEED DOWN
SHUTTER SPEED STOP
L
H
ABSOLUTE MAXIMUM RATINGS
Characteristics
Symbol
Value
Unit
Supply Voltage
Input Voltage
Output Voltage
Operating Temperature
Storage Temperature
VCC
VI
VO
TOPR
TSTG
7
V
V
V
VSS-0.5 ~ VDD+0.5
VSS-0.5 ~ VDD+0.5
-20 ~ +75
°C
°C
-55 ~ +150
ELECTRICAL CHARACTERISTICS
(VDD=5V, Ta=25°C, unless otherwise specified)
Characteristics
Supply Voltage
Symbol
VDD
Test Condition
-
Min
4.75
Typ
5.0
Max
5.25
Unit
V
VIH
VIL
-
-
0.7VDD
-
VDD-0.5
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
Input Voltage
0.3VDD
-
0.4
-
0.4
-
VOH1
VOL1
VOH2
VOL2
VOH3
VOL3
IOH1=-2mA
ICL1=4mA
ICH2=-4mA
IOL2=3mA
ICH3=-8mA
ICL3=8mA
Output Voltage 1
-
Output Voltage 2
(CL, RG, SHP, SHD)
Output Voltage 3
(H1, H2, H3, H4)
VDD-0.5
-
VDD-0.5
-
0.4
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
AC CHARACTERISTICS
tr
tf
twh
90%
10%
0.9VDD
twl
0.1VDD
twh
twl
tr
tf
Unit
PULSES
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max.
XSG1 , XSG3
XV1 , XV2 , XV3 , XV4
H1 , H2 , H3 , H4
RG
2.3
2.5
0.5
0.015
11
0.5
0.24
11
us
us
ns
ns
us
26
11
32
13
26
32
51
12
12
5
5
XSUB
1.5
2.0
0.5
16
0.5
16
SHP , SHD , CLP1 ,
CLP2 , CLP3 , DFD0 ,
CLEN , WIN , HD , VD ,
CBLK , CSYNC , FLD
13
14
13
14
ns
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
OPERATING PRINCIPLES & METHOD
POWER ON RESET
KS7212 has two reset methods. The one is power on reset and the other is normal reset.
When user wants to use power on reset , which generates automatical reset signal that is needed to initialize the KS7212
internal system when power is on, user should be connect 1000pF capacitor at PWR ( pin 48 ) termial.
Power on reset system has internal 100Kohm pull up resister. So , user can control reset signal timing when user changes
value of capacitor , which is connected to PWR terminal.
When user wants to use normal reset , user should be remove capacitor from PWR terminal , and supplies reset signal to
PWR terminal.
RESET
SIGNAL
KS7212
48
48
KS7212
1000pF
2.4 ~
2.6 V
840ns
Fig. 1 POWER ON RESET
Fig. 2 NORMAL RESET
When use u-Com system , reset signal can be supplied three times and times of
should be larger than four times of CL clock.
1
signal
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
APPLICATION CIRCUIT ( EIA , NORMAL mode )
TO VERTICAL
DRIVER
TO CCD
VDD
36 35 34 33 32 31 30 29 28 27 26 25
37
38
39
40
41
42
43
44
45
46
47
48
24
23
22
21
20
19
18
17
16
15
14
13
19.0699MHz
KS7212
X-tal
TIMING & SYNC GEN
1
2
3
4
5
6
7
8
9 10 11 12
TO SIGNAL
PROCESSOR
VDD
*
Application circuit for normal mode
EIA : 19.06992MHz
CCIR : 18.93750MHz
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
HIGH SPEED TIMING RELATIONSHIP
X1
H1
PG
CCD OUT
SHP
SHD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
290
285
280
275
270
265
260
25
20
15
10
5
4
3
2
1
52
5
520
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
340
335
330
325
320
315
310
25
20
15
10
5
4
3
2
1
625
620
KS7212
TIMING & SYNC. GENERATOR FOR B/W CCD
PACKAGE DIMENSION
48-QFP-0707
unit : mm
9.00 + 0.30
-
7.00 + 0.20
-
0.10 MAX
# 48
# 1
( 0.75 )
0.18 + 0.10
-
0.50
0.10 MAX
0.00 MIN
1.40 + 0.10
-
1.60 MAX
相关型号：
KS7332
KS7332 is a digital image signal handling IC aimed at improving image contrast and counter light correction, applicable to CCD-using video camera syst
SAMSUNG
©2020 ICPDF网 联系我们和版权申明