M381L6423CTL-LB0
更新时间:2024-09-18 14:24:38
品牌:SAMSUNG
描述:DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184
M381L6423CTL-LB0 概述
DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184 DRAM
M381L6423CTL-LB0 规格参数
是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
零件包装代码: | DIMM | 包装说明: | DIMM, DIMM184 |
针数: | 184 | Reach Compliance Code: | unknown |
ECCN代码: | EAR99 | HTS代码: | 8542.32.00.36 |
风险等级: | 5.92 | 访问模式: | DUAL BANK PAGE BURST |
最长访问时间: | 0.75 ns | 其他特性: | AUTO/SELF REFRESH |
最大时钟频率 (fCLK): | 133 MHz | I/O 类型: | COMMON |
JESD-30 代码: | R-XDMA-N184 | 内存密度: | 4831838208 bit |
内存集成电路类型: | DDR DRAM MODULE | 内存宽度: | 72 |
湿度敏感等级: | 1 | 功能数量: | 1 |
端口数量: | 1 | 端子数量: | 184 |
字数: | 67108864 words | 字数代码: | 64000000 |
工作模式: | SYNCHRONOUS | 最高工作温度: | 70 °C |
最低工作温度: | 组织: | 64MX72 | |
输出特性: | 3-STATE | 封装主体材料: | UNSPECIFIED |
封装代码: | DIMM | 封装等效代码: | DIMM184 |
封装形状: | RECTANGULAR | 封装形式: | MICROELECTRONIC ASSEMBLY |
峰值回流温度(摄氏度): | 225 | 电源: | 2.5 V |
认证状态: | Not Qualified | 刷新周期: | 8192 |
自我刷新: | YES | 子类别: | DRAMs |
最大压摆率: | 3.015 mA | 最大供电电压 (Vsup): | 2.7 V |
最小供电电压 (Vsup): | 2.3 V | 标称供电电压 (Vsup): | 2.5 V |
表面贴装: | NO | 技术: | CMOS |
温度等级: | COMMERCIAL | 端子形式: | NO LEAD |
端子节距: | 1.27 mm | 端子位置: | DUAL |
处于峰值回流温度下的最长时间: | NOT SPECIFIED | Base Number Matches: | 1 |
M381L6423CTL-LB0 数据手册
通过下载M381L6423CTL-LB0数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
512MB DDR SDRAM MODULE
(64Mx72(32Mx72*2 bank) based on 32Mx8 DDR SDRAM)
Unbuffered 184pin DIMM
72-bit ECC/Parity
Revision 0.3
May. 2002
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
Revision History
Revision 0 (Oct. 2001)
1. First release for internal usage
Revision 0.1 (Dec. 2001)
Revised "Absolute maximum rating" table in page 38.
. Changed "Voltage on VDDQ supply relative to VSS" value from -0.5~3.6V to -1~3.6V
. Changed "power dissipation" value from 1.0W to 1.5W.
- Revised AC parameter table
From
To
DDR266A
DDR266B
DDR200
DDR266A
DDR266B
DDR200
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
+0.8
tACmin
-400ps
tACmax
-400ps
tACmin
-400ps
tACmax
-400ps
tACmin
-400ps
tACmax
-400ps
tHZ
tLZ
-0.75
-0.75
+0.75
-0.75
-0.75
+0.75
-0.8
-0.8
tACmin
-400ps
tACmax
-400ps
tACmin
-400ps
tACmax
-400ps
tACmin
-400ps
tACmax
-400ps
+0.75
0.6
+0.75
0.6
+0.8
0.6
tWPST
(tCK)
0.25
0.25
10ns
0.25
0.4
0.4
0.4
tPDEX
10ns
10ns
7.5ns
7.5ns
10ns
- Deleted typical current in IDD spec. table
- Included address and control input setup/hold time(tIS/tIH) at slow slew rate in DDR200/266 AC specification
- Deleted Exit self refresh to write command(tXSW) in DDR200/266 AC specification
- Rename tXSA(exit self refresh to bank active command) to tXSNR(exit self refresh to non read command) at DDR200/266
- Rename tXSR(exit self refresh to read command) to tXSRD at DDR200/266
- Rename tWPREH(DQS in hold time) to tWPRE at DDR200/266
- Rename tREF(Refresh interval time) to tREFI at DDR200/266
- Changed tWR value from 2tCK to 15ns.
- Added tDAL(tWR+tRP)
--Rename tCDLR(Write data out to Read command) t0 tWTR
Revision 0.2 (Jan. 2002)
1. Added tRAP(Active to Read w/ autoprecharge command)
Revision 0.3 (May. 2002)
1. Change pin location of A13 from pin 103 to pin 167
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
M381L6423CTL DDR SDRAM 184pin DIMM
64Mx72 DDR SDRAM 184pin DIMM based on 32Mx8
FEATURE
GENERAL DESCRIPTION
• Performance range
The Samsung M381L6423CTL is 64M bit x 72 Double Data
Rate SDRAM high density memory modules. The Samsung
M381L6423CTL consists of eighteen CMOS 32M x 8 bit with
4banks Double Data Rate SDRAMs in 66pin TSOP-II(400mil)
packages mounted on a 184pin glass-epoxy substrate. Four
0.1uF decoupling capacitors are mounted on the printed circuit
board in parallel for each DDR SDRAM. The M381L6423CTL
is Dual In-line Memory Modules and intended for mounting into
184pin edge connector sockets.
Part No.
Max Freq.
Interface
M381L6423CTL-C(L)B3 167MHz(6.0ns@CL=2.5)
M381L6423CTL-C(L)A2 133MHz(7.5ns@CL=2)
M381L6423CTL-C(L)B0 133MHz(7.5ns@CL=2.5)
SSTL_2
• Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Differential clock inputs(CK and CK)
Synchronous design allows precise cycle control with the use
of system clock. Data I/O transactions are possible on both
edges of DQS. Range of operating frequencies, programmable
latencies and burst lengths allow the same device to be useful
for a variety of high bandwidth, high performance memory sys-
tem applications.
• DLL aligns DQ and DQS transition with CK transition
• Programmable Read latency 2, 2.5 (clock)
• Programmable Burst length (2, 4, 8)
• Programmable Burst type (sequential & interleave)
• Edge aligned data output, center aligned data input
• Auto & Self refresh, 7.8us refresh interval(8K/64ms refresh)
• Serial presence detect with EEPROM
• PCB : Height 1250 mil, double sided component
PIN CONFIGURATIONS (Front side/back side)
PIN DESCRIPTION
Pin Front Pin Front Pin Front Pin Back Pin Back Pin
Back
Pin Name
A0 ~ A12
Function
Address input (Multiplexed)
1
2
3
4
5
6
7
8
9
10
11
12
13
VREF 32
A5
33 DQ24 63
34 VSS 64
35 DQ25 65
62
VDDQ 93
VSS
DQ4
DQ5
VDDQ
DM0
DQ6
DQ7
VSS
NC
124
125
126
127
VSS
A6
DQ28
DQ29
154
155
156
157
/RAS
DQ45
VDDQ
/CS0
/CS1
DM5
DQ0
VSS
DQ1
/WE
DQ41
/CAS
VSS
94
95
96
97
BA0 ~ BA1
Bank Select Address
Data input/output
DQ0 ~ DQ63
CB0 ~ CB7
Check bit(Data-in/data-out)
Data Strobe input/output
DQS0 36 DQS3 66
128 VDDQ 158
DQ2
VDD
DQ3
NC
37
A4
67
68
DQS5 98
DQ42 99
DQ43 100
VDD 101
*/CS2 102
DQ48 103
129
130
131
132
133
134
135
DM3
A3
159
160
161
162
163
164
165
DQS0 ~ DQS8
38 VDD
39 DQ26 69
40 DQ27 70
VSS
CK0,CK0 ~ CK2, CK2 Clock input
DQ30
VSS
DQ31
CB4
CB5
DQ46
DQ47
*/CS3
VDDQ
DQ52
DQ53
*A13
VDD
CKE0,CKE1
CS0, CS1
RAS
Clock enable input
Chip select input
NC
41
42
43
44
A2
VSS
A1
CB0
CB1
71
72
73
74
75
76
NC
NC
VSS
DQ8
DQ9
Row address strobe
Column address strobe
Write enable
DQ49 104 VDDQ
CAS
VSS
/CK2
CK2
105
106
107
DQ12
DQ13
DM1
136 VDDQ 166
WE
14 DQS1 45
15 VDDQ 46 VDD
16
17
18
19 DQ10 50
20 DQ11 51
21 CKE0 52
22 VDDQ
23 DQ16 53 DQ32 84
24 DQ17 54 VDDQ 85
25 DQS2 55 DQ33 86
137
138
139
140
141
142
CK0
/CK0
VSS
DM8
A10
167
168
169
170
171
172
DM0 ~ DM8
VDD
Data - in mask
CK1
/CK1 48
VSS 49
47 DQS8 77
VDDQ 108
DQS6 109
DQ50 110
DQ51 111
VDD
DM6
Power supply (2.5V)
Power Supply for DQS(2.5V)
Ground
A0
78
79
80
81
DQ14
DQ15
CKE1
DQ54
DQ55
VDDQ
NC
DQ60
DQ61
VSS
VDDQ
VSS
CB2
VSS
CB3
BA1
CB6
VSS
112 VDDQ
143 VDDQ 173
144
VREF
Power supply for reference
82 VDDID 113
*BA2
DQ20
A12
VSS
DQ21
A11
DM2
VDD
DQ22
A8
CB7
KEY
174
175
176
177
178
179
180
181
182
183
VDDSPD
Serial EEPROM Power
Supply (2.3V to 3.6V)
KEY
83
DQ56 114
DQ57 115
145
146
147
148
149
150
151
152
153
VSS
DQ36
DQ37
VDD
SDA
Serial data I/O
VDD
116
DM7
SCL
Serial clock
DQS7 117
DQ58 118
DQ59 119
DQ62
DQ63
VDDQ
SA0
SA1
SA2
26
27
VSS
A9
56 DQS4 87
57 DQ34 88
SA0 ~ 2
VDDID
NC
Address in EEPROM
VDD identification flag
No connection
DM4
28 DQ18 58
29 A7 59
30 VDDQ 60 DQ35 91
31 DQ19 61 DQ40 92
VSS
BA0
89
90
VSS
NC
SDA
SCL
120
121
122
123
DQ38
DQ39
VSS
*
These pins are not used in this module.
DQ23
DQ44
184 VDDSPD
SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
Functional Block Diagram
CS1
CS0
DQS4
DM4
DQS0
DM0
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
DQS
DM
I/O 0
DQS
CS
D4
CS
DM
I/O 7
DQS
CS
D0
DM
CS DQS
D9
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
D13
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
DQS5
DM5
DQS1
DM1
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS DQS
D5
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS
DQS
DM
DQS
CS
D1
DM
DQS
CS
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ8
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
D14
DQ9
D10
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQS6
DM6
DQS2
DM2
DM
DQS
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS DQS
D6
DM
I/O 0
I/O 1
CS DQS
D15
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS DQS
D 2
CS
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
D11
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
DQS7
DM7
DQS3
DM3
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS DQS
D 7
DM
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
CS DQS
D16
DM
I/O 7
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
CS DQS
D3
DM
CS DQS
D12
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQS8
DM8
DM
DM
I/O 7
CS DQS
D8
CS DQS
D17
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
I/O 0
I/O 1
I/O 6
I/O 7
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 1
I/O 0
I/O 5
I/O 4
I/O 3
I/O 2
*Clock Net Wiring
Dram1
Dram2
Dram3
R=120W
Serial PD
* Clock Wiring
SCL
WP
Clock
Input
SDRAMs
SDA
Card
Edge
Dram4
A0
A1
A2
6 SDRAMs
6 SDRAMs
6 SDRAMs
CK0/CK0
CK1/CK1
CK2/CK2
Dram5
SA0 SA1 SA2
Dram6
BA0-BA1: SDRAMs D0 - D17
A0-A13: SDRAMs D0 - D17
BA0 - BA1
A0 - A13
VDDSPD
VDD/VDDQ
RAS
CAS
RAS: SDRAMs D0 - D17
CAS: SDRAMs D0 - D17
SPD
Notes:
1. DQ-to-I/O wiring is shown as recom-
mended but may be changed.
2. DQ/DQS/DM/CKE/S relationships must
be maintained as shown.
3. DQ, DQS, DM resistors: 22 Ohms.
D0 - D17
D0 - D17
CKE1
CKE0
WE
CKE: SDRAMs D9 - D17
CKE: SDRAMs D0 - D8
WE: SDRAMs D0 - D17
VREF
VSS
D0 - D17
D0 - D17
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
Absolute Maximum Rate
Parameter
Symbol
, V
OUT
Value
Unit
Voltage on any pin relative to V
V
-0.5 ~ 3.6
V
SS
IN
Voltage on V
& V
supply relative to V
V
, V
DDQ
-1.0 ~ 3.6
-55 ~ +150
27
V
°C
W
DD
DDQ
SS
DD
Storage temperature
Power dissipation
Short circuit current
T
STG
P
D
I
50
mA
OS
Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
POWER & DC OPERATING CONDITIONS (SSTL_2 In/Out)
Recommended operating conditions(Voltage referenced to VSS=0V, TA=0 to 70°C)
Parameter
Supply voltage(for device with a nominal VDD of 2.5V)
I/O Supply voltage
Symbol
VDD
Min
2.3
Max
2.7
Unit
Note
VDDQ
2.3
2.7
V
V
I/O Reference voltage
VREF
VDDQ/2-50mV VDDQ/2+50mV
1
2
4
4
I/O Termination voltage(system)
Input logic high voltage
V
VREF-0.04
VREF+0.04
VDDQ+0.3
VREF-0.15
VDDQ+0.3
VDDQ+0.6
1.35
V
TT
VIH(DC)
VIL(DC)
VIN(DC)
VID(DC)
VIX(DC)
II
VREF+0.15
V
Input logic low voltage
-0.3
-0.3
0.3
1.15
-2
V
Input Voltage Level, CK and CK inputs
Input Differential Voltage, CK and CK inputs
Input crossing point voltage, CK and CK inputs
Input leakage current
V
V
3
5
V
2
uA
uA
Output leakage current
IOZ
-5
5
Output High Current(Normal strengh driver)
IOH
IOL
IOH
-16.8
16.8
-9
mA
mA
mA
;V
= V + 0.84V
TT
OUT
Output High Current(Normal strengh driver)
;V = V - 0.84V
OUT
TT
Output High Current(Half strengh driver)
;V = V + 0.45V
OUT
TT
Output High Current(Half strengh driver)
;V = V - 0.45V
IOL
9
mA
OUT
TT
Notes 1. Includes ± 25mV margin for DC offset on VREF, and a combined total of ± 50mV margin for all AC noise and DC offset on VREF,
bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on VREF and internal DRAM noise coupled
TO VREF, both of which may result in VREF noise. VREF should be de-coupled with an inductance of £ 3nH.
2.V is not applied directly to the device. V is a system supply for signal termination resistors, is expected to be set equal to
TT
TT
VREF, and must track variations in the DC level of VREF
3. VID is the magnitude of the difference between the input level on CK and the input level on CK.
4. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in
simulation. The AC and DC input specifications are relative to a VREF envelop that has been bandwidth limited to 200MHZ.
5. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the dc level of the same.
6. These charactericteristics obey the SSTL-2 class II standards.
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
DDR SDRAM IDD spec table
Symbol
IDD0
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
Unit
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
Notes
1575
1800
54
1305
1530
54
1305
1530
54
IDD1
IDD2P
IDD2F
IDD2Q
IDD3P
IDD3N
IDD4R
IDD4W
IDD5
540
486
324
576
900
1845
1755
2070
54
486
324
576
900
1845
1755
2070
54
360
720
1080
2205
2115
2295
54
Normal
Low power
IDD7A
IDD6
27
27
27
Optional
3690
3015
3015
* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.
AC OPERATING CONDITIONS
Max
Parameter/Condition
Symbol
Min
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
Input Differential Voltage, CK and CK inputs
VIH(AC)
VIL(AC)
VID(AC)
VIX(AC)
VREF + 0.31
V
V
V
V
3
3
1
2
VREF - 0.31
VDDQ+0.6
0.7
Input Crossing Point Voltage, CK and CK inputs
0.5*VDDQ-0.2
0.5*VDDQ+0.2
Note 1. VID is the magnitude of the difference between the input level on CK and the input on CK.
2. The value of V is expected to equal 0.5*V of the transmitting device and must track variations in the DC level of the same.
IX
DDQ
3. These parameters should be tested at the pim on actual components and may be checked at either the pin or the pad in simula-
tion. the AC and DC input specificatims are refation to a Vref envelope that has been bandwidth limited 20MHz.
AC OPERATING TEST CONDITIONS (VDD=2.5V, VDDQ=2.5V, TA= 0 to 70°C)
Parameter
Value
Unit
Note
Input reference voltage for Clock
0.5 * VDDQ
V
Input signal maximum peak swing
Input Levels(VIH/VIL)
1.5
VREF+0.31/VREF-0.31
VREF
V
V
V
V
Input timing measurement reference level
Output timing measurement reference level
Output load condition
Vtt
See Load Circuit
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
Vtt=0.5*VDDQ
RT=50W
Output
Z0=50W
VREF
=0.5*VDDQ
CLOAD=30pF
Output Load Circuit (SSTL_2)
Input/Output CAPACITANCE (VDD=2.5V, VDDQ=2.5V, TA= 25°C, f=1MHz)
Parameter
Symbol
CIN1
Min
69
44
44
27
6
Max
87
53
53
34
8
Unit
pF
pF
pF
pF
pF
pF
pF
Input capacitance(A0 ~ A12, BA0 ~ BA1,RAS,CAS, WE )
Input capacitance(CKE0,CKE1)
CIN2
Input capacitance( CS0, CS1)
CIN3
Input capacitance( CLK0, CLK1, CLK2)
Input capacitance(DM0~DM8)
CIN4
CIN5
Data & DQS input/output capacitance(DQ0~DQ63)
Data input/output capacitance(CB0~CB7)
COUT1
COUT2
6
8
6
8
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
AC Timming Parameters & Specifications (These AC charicteristics were tested on the Component)
-TCB3
(DDR333)
-TCA2
(DDR266A)
-TCB0
(DDR266B)
Parameter
Symbol
Unit Note
Min
Max
Min
Max
Min
Max
Row cycle time
tRC
tRFC
tRAS
tRCD
tRP
60
72
65
75
65
75
ns
ns
Refresh row cycle time
Row active time
42
70K
45
120K
45
120K
ns
RAS to CAS delay
18
20
20
ns
Row precharge time
18
20
20
ns
Row active to Row active delay
Write recovery time
tRRD
tWR
12
15
15
ns
15
15
15
ns
Last data in to Read command
Col. address to Col. address delay
tWTR
tCCD
1
1
1
tCK
tCK
1
1
1
CL=2.0
CL=2.5
7.5
6
12
7.5
7.5
0.45
0.45
-0.75
-0.75
-
12
12
10
12
12
ns
ns
5
5
Clock cycle time
tCK
12
7.5
0.45
0.45
-0.75
-0.75
-
Clock high level width
tCH
tCL
0.45
0.45
-0.6
-0.7
-
0.55
0.55
+0.6
+0.7
0.45
1.1
0.55
0.55
+0.75
+0.75
0.5
0.55
0.55
+0.75
+0.75
0.5
tCK
tCK
ns
Clock low level width
DQS-out access time from CK/CK
tDQSCK
tAC
Output data access time from CK/CK
Data strobe edge to ouput data edge
Read Preamble
ns
tDQSQ
tRPRE
tRPST
tDQSS
tWPRES
tWPRE
tDSS
tDSH
tDQSH
tDQSL
tDSC
tIS
ns
5
2
0.9
0.4
0.75
0
0.9
0.4
0.75
0
1.1
0.9
0.4
0.75
0
1.1
tCK
tCK
tCK
ns
Read Postamble
0.6
0.6
0.6
CK to valid DQS-in
1.25
1.25
1.25
DQS-in setup time
DQS-in hold time
0.25
0.2
0.2
0.35
0.35
0.9
0.75
0.75
0.8
0.8
-0.7
-0.7
0.5
0.5
1.0
0.67
0.25
0.2
0.2
0.35
0.35
0.9
0.9
0.9
1.0
1.0
-0.75
-0.75
0.5
0.5
1.0
0.67
0.25
0.2
0.2
0.35
0.35
0.9
0.9
0.9
1.0
1.0
-0.75
-0.75
0.5
0.5
1.0
0.67
tCK
tCK
tCK
tCK
tCK
tCK
ns
DQS falling edge to CK rising-setup time
DQS falling edge from CK rising-hold time
DQS-in high level width
DQS-in low level width
DQS-in cycle time
1.1
1.1
1.1
Address and Control Input setup time(fast)
Address and Control Input hold time(fast)
Address and Control Input setup time(slow)
Address and Control Input hold time(slow)
Data-out high impedence time from CK/CK
Data-out low impedence time from CK/CK
Input Slew Rate(for input only pins)
Input Slew Rate(for I/O pins)
Output Slew Rate(x4,x8)
6
6
6
6
tIH
ns
tIS
ns
tIH
ns
tHZ
+0.7
+0.7
+0.75
+0.75
+0.75
+0.75
ns
tLZ
ns
tSL(I)
tSL(IO)
tSL(O)
V/ns
V/ns
V/ns
6
7
4.5
1.5
4.5
1.5
4.5
1.5
10
Output Slew Rate Matching Ratio(rise to fall) tSLMR
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
-TCB3
(DDR333)
-TCA2
(DDR266A)
-TCB0
(DDR266B)
Parameter
Symbol
Unit
Note
Min
Max
Min
Max
Min
Max
Mode register set cycle time
DQ & DM setup time to DQS
DQ & DM hold time to DQS
tMRD
tDS
12
15
15
ns
ns
ns
0.45
0.5
0.5
7,8,9
7,8,9
tDH
0.45
0.5
0.5
Control & Address input pulse width
DQ & DM input pulse width
Power down exit time
tIPW
2.2
1.75
6
2.2
1.75
7.5
75
2.2
1.75
7.5
ns
ns
tDIPW
tPDEX
ns
Exit self refresh to non-Read command tXSNR
75
75
ns
4
Exit self refresh to read command
Refresh interval time
tXSRD
tREFI
200
7.8
200
7.8
200
7.8
tCK
us
1
5
tHP
-tQHS
tHP
-tQHS
tHP
-tQHS
Output DQS valid window
Clock half period
tQH
tHP
-
-
-
-
-
-
ns
ns
tCLmin
or tCHmin
tCLmin
or tCHmin
tCLmin
or tCHmin
Data hold skew factor
tQHS
0.55
0.6
0.75
0.6
0.75
0.6
ns
DQS write postamble time
tWPST
0.4
20
0.4
20
0.4
20
tCK
3
Active to Read with Auto precharge
command
tRAP
tDAL
Autoprecharge write recovery +
Precharge time
(tWR/tCK)
+
(tWR/tCK)
+
(tWR/tCK)
+
tCK
11
(tRP/tCK)
(tRP/tCK)
(tRP/tCK)
1. Maximum burst refresh cycle : 8
2. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from
High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress,
DQS could be High at this time, depending on tDQSS.
3. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter,
but system performance (bus turnaround) will degrade accordingly.
4. A write command can be applied with tRCD satisfied after this command.
5. For registered DIMMs, tCL and tCH are ³ 45% of the period including both the half period jitter (tJIT(HP)) of the PLL and the half period
jitter due to crosstalk (tJIT(crosstalk) ) on the DIMM.
6. Input Setup/Hold Slew Rate Derating
Input Setup/Hold Slew Rate
DtIS
(ps)
0
DtIH
(ps)
0
(V/ns)
0.5
0.4
+50
+100
+50
+100
0.3
This derating table is used to increase t /t in the case where the input slew rate is below 0.5V/ns. Input setup/hold slew rate
IS IH
based on the lesser of AC-AC slew rate and DC-DC slew rate.
7. I/O Setup/Hold Slew Rate Derating
I/O Setup/Hold Slew Rate
DtDS
(ps)
0
DtDH
(V/ns)
0.5
(ps)
0
0.4
+75
+150
+75
0.3
+150
This derating table is used to increase t /t
in the case where the I/O slew rate is below 0.5V/ns. I/O setup/hold slew rate
DS DH
based on the lesser of AC-AC slew rate and DC-DC slew rate.
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
8. I/O Setup/Hold Plateau Derating
I/O Input Level
(mV)
DtDS
(ps)
+50
DtDH
(ps)
± 280
+50
This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF ± 310mV for a duration of
up to 2ns.
9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating
Delta Rise/Fall Rate
DtDS
(ps)
0
DtDH
(ps)
0
(ns/V)
0
±0.25
±0.5
+50
+100
+50
+100
This derating table is used to increase tDS/tDH in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate
is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 =.4V/ns then the Delta Rise/Fall
Rate =-0/5ns/V. Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate.
10. This parameter is fir system simulation purpose. It is guranteed by design.
11. For each of the terms, if not already an integer, round to the next highest integer. tCK is actual to the system clock cycle time.
<Reference>
The following table specifies derating values for the specifications listed if the single-ended clock skew rate is less than 1.0V/ns.
CK slew rate
DtIH/tIS
DtDSS/tDSH
DtAC/tDQSCK
DtLZ(min)
DtHZ(max)
(Single ended)
(ps)
(ps)
(ps)
(ps)
(ps)
1.0V/ns
0.75V/ns
0.5V/ns
0
0
0
0
0
+50
+100
+50
+100
+50
+100
-50
-100
+50
+100
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
(V=Valid, X=Don¢t Care, H=Logic High, L=Logic Low)
Command Truth Table
A11, A12
A9 ~ A0
COMMAND
CKEn-1
CKEn
CS
RAS
CAS
WE
BA0,1
A10/AP
Note
Register
Register
Extended MRS
H
H
X
X
H
L
L
L
L
L
L
L
L
L
OP CODE
OP CODE
1, 2
1, 2
3
Mode Register Set
Auto Refresh
H
L
L
L
H
X
X
Entry
Exit
3
Refresh
Self
Refresh
L
H
L
H
X
L
H
X
H
H
X
H
3
L
H
H
H
X
X
3
Bank Active & Row Addr.
V
V
Row Address
Column
Address
(A0~A9 )
Read &
Auto Precharge Disable
Auto Precharge Enable
Auto Precharge Disable
Auto Precharge Enable
L
H
L
4
4
L
H
L
H
Column Address
Column
Address
(A0~A9 )
Write &
Column Address
4
H
H
H
X
X
X
L
L
L
H
H
L
L
H
H
L
L
L
V
H
4, 6
7
Burst Stop
Precharge
X
Bank Selection
All Banks
V
X
L
X
H
5
H
L
X
V
X
X
H
X
V
X
X
H
X
V
X
X
H
X
V
X
V
X
X
H
X
V
Entry
Exit
H
L
L
H
L
Active Power Down
X
X
X
H
L
Entry
H
Precharge Power Down Mode
H
L
Exit
L
H
H
H
X
DM
X
X
8
9
9
H
L
X
H
X
H
No operation (NOP) : Not defined
Note : 1. OP Code : Operand Code. A0 ~ A12 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)
2. EMRS/ MRS can be issued only at all banks precharge state.
A new command can be issued 2 clock cycles after EMRS or MRS.
3. Auto refresh functions are same as the CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.
If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
5. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
6. During burst write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
7. Burst stop command is valid at every burst length.
8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.
Rev. 0.3 May. 2002
184pin Unbuffered DDR SDRAM MODULE
M381L6423CTL
PACKAGE DIMENSIONS
Units : Inches (Millimeters)
5.25 ± 0.005
(133.350 ± 0.13)
0.118
(3.00)
5.077
(128.950)
1.25 ± 0.006
±0.15)
(31.75
A
B
2.500
0.10 M
C
B A
0.145 Max
(3.67 Max)
1.95
(49.53)
2.55
(64.77)
0.050 ± 0.0039
(1.270 ± 0.10)
0.118
(3.00)
0.250
0.157
(4.00)
0.039 ± 0.002
(1.000 ± 0.050)
(6.350)
0.26
(6.62)
0.0787
R (2.00)
0.1496
(3.80)
0.0078 ±0.006
(0.20 ±0.15)
2.175
0.071
(1.80)
0.050
(1.270)
0.1575
(4.00)
0.10
Detail A
M C A M B
Detail B
Tolerances : ± 0.005(.13) unless otherwise specified.
The used device is 32Mx8 DDR SDRAM, TSOP.
SDRAM Part NO : K4H560838C
Rev. 0.3 May. 2002
M381L6423CTL-LB0 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
M381L6423DTM-CCC | SAMSUNG | 184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC | 获取价格 | |
M381L6423DTM-CCC/C4 | SAMSUNG | 184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC | 获取价格 | |
M381L6423DTM-LCC | SAMSUNG | 184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC | 获取价格 | |
M381L6423DTM-LCC/C4 | SAMSUNG | 184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC | 获取价格 | |
M381L6423ETM-A2 | SAMSUNG | DDR SDRAM Unbuffered Module | 获取价格 | |
M381L6423ETM-AA | SAMSUNG | DDR SDRAM Unbuffered Module | 获取价格 | |
M381L6423ETM-B0 | SAMSUNG | DDR SDRAM Unbuffered Module | 获取价格 | |
M381L6423ETM-CB3 | SAMSUNG | DDR SDRAM Unbuffered Module | 获取价格 | |
M381L6423ETM-CC4 | SAMSUNG | DDR SDRAM Unbuffered Module | 获取价格 | |
M381L6423ETM-CC5 | SAMSUNG | 184pin Unbuffered Module based on 256Mb E-die 64/72-bit ECC/Non ECC | 获取价格 |
M381L6423CTL-LB0 相关文章
- 2024-09-20
- 6
- 2024-09-20
- 9
- 2024-09-20
- 8
- 2024-09-20
- 6