SI5330G-A00219-GMR [SILABS]
暂无描述;型号: | SI5330G-A00219-GMR |
厂家: | SILICON LABORATORIES |
描述: | 暂无描述 时钟驱动器 转换器 电平转换器 逻辑集成电路 |
文件: | 总20页 (文件大小:158K) |
下载: | 下载PDF数据表文档文件 |
SI5330H-A00220-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
10
SILABS
SI5330H-A00221-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
17
SILABS
SI5330H-A00221-GM
Low Skew Clock Driver, 5330 Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
SI5330H-A00222-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
6
SILABS
SI5330J-A00223-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
7
SILABS
SI5330J-A00223-GM
Low Skew Clock Driver, 5330 Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
SI5330J-A00223-GMR
Clock DriverWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
SI5330K-A00224-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
7
SILABS
SI5330K-A00224-GMR
暂无描述Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
SI5330K-A00226-GM
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATORWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
11
SILABS
SI5330K-A00226-GM
Low Skew Clock Driver, ECL Series, 8 True Output(s), 0 Inverted Output(s), 4 X 4 MM, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
SI5330L-A00228-GM
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputsWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
15
SILABS
SI5330L-A00228-GM
Low Skew Clock Driver, 5330 Series, 8 True Output(s), 0 Inverted Output(s), 4 X 4 MM, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
SI5330L-A00229-GM
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATORWarning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
6
SILABS
SI5330L-A00229-GM
Low Skew Clock Driver, 5330 Series, 8 True Output(s), 0 Inverted Output(s), 4 X 4 MM, MO-220VGGD-8, QFN-24Warning: Undefined variable $rtag in /www/wwwroot/www.icpdf.com/pdf/pdf/index.php on line 154
-
0
SILABS
©2020 ICPDF网 联系我们和版权申明