531WA935M000DG
更新时间：2024-10-29 15:29:41
品牌：SILICON
描述：CMOS/TTL Output Clock Oscillator, 935MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
概述
规格参数
数据手册531WA935M000DG 概述
CMOS/TTL Output Clock Oscillator, 935MHz Nom, ROHS COMPLIANT, SMD, 6 PIN XO
531WA935M000DG 规格参数
| 是否无铅： | 不含铅 | 是否Rohs认证： | 符合 |
| 生命周期： | Active | 包装说明： | ROHS COMPLIANT, SMD, 6 PIN |
| Reach Compliance Code： | unknown | 风险等级： | 5.57 |
| 其他特性： | TRAY | 最长下降时间： | 0.35 ns |
| 频率调整-机械： | NO | 频率稳定性： | 50% |
| JESD-609代码： | e4 | 安装特点： | SURFACE MOUNT |
| 标称工作频率： | 935 MHz | 最高工作温度： | 85 °C |
| 最低工作温度： | -40 °C | 振荡器类型： | CMOS/TTL |
| 物理尺寸： | 7.0mm x 5.0mm x 1.85mm | 最长上升时间： | 0.35 ns |
| 最大供电电压： | 1.89 V | 最小供电电压： | 1.71 V |
| 标称供电电压： | 1.8 V | 表面贴装： | YES |
| 最大对称度： | 55/45 % | 端子面层： | Nickel/Gold (Ni/Au) |
| Base Number Matches： | 1 |
531WA935M000DG 数据手册
通过下载531WA935M000DG数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载Si530/531
REVISION D
CRYSTAL OSCILLATOR (XO)
(10 MHZ TO 1.4 GHZ)
Features
Si5602
ꢀ
Available with any-rate output
ꢀ
ꢀ
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
®
ꢀ
ꢀ
3rd generation DSPLL with superior
jitter performance
ꢀ
ꢀ
3x better frequency stability than
SAW-based oscillators
ꢀ
Pb-free/RoHS-compliant
Ordering Information:
Applications
See page 7.
ꢀ
ꢀ
ꢀ
SONET/SDH
Networking
SD/HD video
ꢀ
ꢀ
ꢀ
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
Description
(Top View)
®
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
VDD
1
2
3
6
5
4
NC
OE
CLK–
CLK+
GND
Si530 (LVDS/LVPECL/CML)
VDD
1
2
3
6
5
4
OE
NC
NC
Functional Block Diagram
GND
CLK
VDD
CLK– CLK+
Si530 (CMOS)
VDD
1
2
3
6
5
4
OE
NC
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
Fixed
Frequency
XO
CLK–
CLK+
GND
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Si530/531
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
3.3 V option
2.5 V option
1.8 V option
Min
2.97
2.25
1.71
Typ
3.3
2.5
1.8
Max
3.63
2.75
1.89
Units
1
V
Supply Voltage
DD
V
Supply Current
I
Output enabled
LVPECL
CML
DD
—
—
—
—
121
108
98
111
99
90
81
mA
LVDS
CMOS
88
Tristate mode
—
0.75 x V
—
60
—
—
—
75
—
2
Output Enable (OE)
V
IH
DD
V
V
0.5
85
IL
Operating Temperature Range
T
–40
ºC
A
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. OE pin includes a 17 kΩ pullup resistor to VDD
.
Table 2. CLK± Output Frequency Characteristics
Parameter
Symbol
Test Condition
LVPECL/LVDS/CML
CMOS
Min
10
Typ
—
Max
945
160
Units
Nominal Frequency1,2
O
f
MHz
10
—
Initial Accuracy
Measured at +25 °C at time of
shipping
fi
—
±1.5
—
ppm
ppm
–7
–20
–50
—
—
—
+7
+20
+50
Temperature Stability1,3
Frequency drift over first year
—
—
—
—
±3
ppm
ppm
Aging
fa
Frequency drift over 15 year
life
±10
Notes:
1. See Section 3. "Ordering Information" on page 7 for further details.
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
3. Selectable parameter specified by part number.
4. Time from powerup or tristate mode to fO.
2
Rev. 1.1
Si530/531
Table 2. CLK± Output Frequency Characteristics (Continued)
Parameter
Symbol
Test Condition
Min
—
Typ
—
Max
±20
Units
ppm
ppm
ppm
ms
Temp stability = ±7 ppm
Temp stability = ±20 ppm
Temp stability = ±50 ppm
Total Stability
—
—
±31.5
±61.5
10
—
—
Powerup Time4
tOSC
—
—
Notes:
1. See Section 3. "Ordering Information" on page 7 for further details.
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
3. Selectable parameter specified by part number.
4. Time from powerup or tristate mode to fO.
Table 3. CLK± Output Levels and Symmetry
Parameter
Symbol
Test Condition
mid-level
Min
VDD – 1.42
1.1
Typ
—
Max
VDD – 1.25
1.9
Units
V
1
LVPECL Output Option
V
O
VOD
VSE
swing (diff)
—
VPP
VPP
swing (single-ended)
mid-level
0.55
—
0.95
2
LVDS Output Option
V
1.125
1.20
1.275
V
O
swing (diff)
VOD
VO
0.5
—
0.7
0.9
—
VPP
V
2
CML Output Option
mid-level
V
– 0.75
DD
VOD
VOH
VOL
swing (diff)
0.70
0.8 x VDD
—
0.95
—
1.20
VDD
0.4
350
—
VPP
3
CMOS Output Option
I
= 32 mA
OH
V
IOL = 32 mA
—
Rise/Fall time (20/80%)
Symmetry (duty cycle)
tR, F
t
LVPECL/LVDS/CML
—
—
ps
ns
CMOS with C = 15 pF
—
1
L
SYM
LVPECL:
LVDS:
V
– 1.3 V (diff)
DD
45
—
55
%
1.25 V (diff)
/2
CMOS:
V
DD
Notes:
1. 50 Ω to VDD – 2.0 V.
2. Rterm = 100 Ω (differential).
3. CL = 15 pF
Rev. 1.1
3
Si530/531
Table 4. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
—
Typ
0.25
0.26
0.36
0.34
Max
0.40
0.37
0.50
0.42
Units
Phase Jitter (RMS)*
φJ
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
12 kHz to 20 MHz (OC-48)
50 kHz to 20 MHz (OC-192)
ps
for F
> 500 MHz
OUT
—
Phase Jitter (RMS)*
for F of 125 to 500 MHz
φJ
—
ps
OUT
—
*Note: Differential Modes: LVPECL/LVDS/CML. Refer to AN256 for further information.
Table 5. CLK± Output Period Jitter
Parameter
Period Jitter*
Symbol
Test Condition
RMS
Min
—
Typ
2
Max
—
Units
J
ps
PER
Peak-to-Peak
—
14
—
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
Table 6. CLK± Output Phase Noise (Typical)
Offset Frequency (f)
120.00 MHz
LVDS
156.25 MHz
LVPECL
622.08 MHz
LVPECL
Units
100 Hz
1 kHz
10 kHz
100 kHz
1 MHz
–112
–122
–132
–137
–144
–150
n/a
–105
–122
–128
–135
–144
–147
n/a
–97
–107
–116
–121
–134
–146
–148
dBc/Hz
10 MHz
100 MHz
4
Rev. 1.1
Si530/531
Table 7. Absolute Maximum Ratings1
Parameter
Maximum Operating Temperature
Supply Voltage
Symbol
Rating
85
Units
ºC
T
AMAX
V
–0.5 to +3.8
Volts
DD
Input Voltage (any input pin)
Storage Temperature
V
–0.5 to V + 0.3
Volts
ºC
I
DD
T
–55 to +125
2500
S
ESD Sensitivity (HBM, per JESD22-A114)
ESD
Volts
ºC
2
Soldering Temperature (Pb-free profile)
T
260
PEAK
2
Soldering Temperature Time @ T
(Pb-free profile)
t
20–40
seconds
PEAK
P
Notes:
1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional
operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for
extended periods may affect device reliability.
2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at
www.silabs.com/VCXO for further information, including soldering profiles.
Table 8. Environmental Compliance
The Si530/531 meets the following qualification test requirements.
Parameter
Conditions/Test Method
MIL-STD-883F, Method 2002.3 B
MIL-STD-883F, Method 2007.3 A
MIL-STD-883F, Method 203.8
MIL-STD-883F, Method 1014.7
MIL-STD-883F, Method 2016
Mechanical Shock
Mechanical Vibration
Solderability
Gross & Fine Leak
Resistance to Solvents
Rev. 1.1
5
Si530/531
2. Pin Descriptions
(Top View)
VDD
VDD
VDD
1
2
3
6
5
4
1
2
3
6
5
4
1
2
3
6
5
4
OE
NC
NC
OE
OE
NC
NC
CLK–
CLK+
CLK–
CLK+
GND
GND
GND
CLK
Si531
Si530
Si530
LVDS/LVPECL/CML
LVDS/LVPECL/CML
CMOS
Table 9. Pinout for Si530 Series
LVDS/LVPECL/CML Function
Pin
Symbol
OE (CMOS only)*
OE
CMOS Function
Output enable
1
No connection
0 = clock output disabled (outputs tristated)
1 = clock output enabled
Output enable
2
(LVPECL,LVDS, 0 = clock output disabled (outputs tristated)
No connection
CML)*
1 = clock output enabled
Electrical and Case Ground
Oscillator Output
3
4
5
6
GND
Electrical and Case Ground
Oscillator Output
CLK+
CLK–
Complementary Output
Power Supply Voltage
No connection
V
Power Supply Voltage
DD
*Note: OE includes a 17 kΩ pullup resistor to VDD
.
Table 10. Pinout for Si531 Series
Pin
Symbol
LVDS/LVPECL/CML Function
Output enable
1
OE (LVPECL, LVDS, CML)* 0 = clock output disabled (outputs tristated)
1 = clock output enabled
2
3
4
5
6
No connection
GND
No connection
Electrical and Case Ground
Oscillator Output
CLK+
CLK–
Complementary output
Power Supply Voltage
V
DD
*Note: OE includes a 17 kΩ pullup resistor to VDD
.
6
Rev. 1.1
Si530/531
3. Ordering Information
The Si530/531 XO supports a variety of options including frequency, temperature stability, output format, and V
.
DD
Specific device configurations are programmed into the Si530/531 at time of shipment. Configurations can be
specified using the Part Number Configuration chart below. Silicon Laboratories provides a web browser-based
part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this
tool and for further ordering instructions. The Si530 and Si531 XO series are supplied in an industry-standard,
RoHS compliant, 6-pad, 5 x 7 mm package. The Si531 Series supports an alternate OE pinout (pin #1) for the
LVPECL, LVDS, and CML output formats. See Tables 9 and 10 for the pinout differences between the Si530 and
Si531 series.
X
53x
XXXMXXX
G
R
X
D
Tape & Reel Packaging
Blank = Trays
530 or 531 XO
Product Family
Operating Temp Range (°C)
-40 to +85°C
G
1st Option Code
VDD Output Format Output Enable Polarity
Part Revision Letter
Frequency (e.g., 622M080 is 622.080 MHz)
A
B
C
D
E
F
G
H
J
K
M
N
P
Q
R
S
T
3.3 LVPECL
3.3 LVDS
3.3 CMOS
3.3 CML
High
High
High
High
High
High
High
High
High
High
Low
Low
Low
Low
Low
Low
Low
Low
Low
Low
Available frequency range is 10 to 945 MHz, 970 to 1134 MHz, and
1213 to 1417 MHz. The position of “M” shifts to denote higher or lower
frequencies. If the frequency of interest requires greater than 6 digit
resolution, a six digit code will be assigned for the specific frequency.
2.5 LVPECL
2.5 LVDS
2.5 CMOS
2.5 CML
2nd Option Code
1.8 CMOS
1.8 CML
Code Temperature Stability (ppm, max, ±) Total Stablility (ppm, max, ±)
A
B
C
50
20
7
61.5
31.5
20
3.3 LVPECL
3.3 LVDS
3.3 CMOS
3.3 CML
2.5 LVPECL
2.5 LVDS
2.5 CMOS
2.5 CML
U
V
W
1.8 CMOS
1.8 CML
Note:
CMOS available to 160 MHz.
Example P/N: 530AB622M080DGR is a 5 x 7 XO in a 6 pad package. The frequency is 622.080 MHz, with a 3.3 V supply, LVPECL output,
and Output Enable active high polarity. Temperature stability is specifed as ±20 ppm. The part is specified for –40 to +85 °C ambient
temperature range operation and is shipped in tape and reel format.
Figure 1. Part Number Convention
Rev. 1.1
7
Si530/531
4. Outline Diagram and Suggested Pad Layout
Figure 2 illustrates the package details for the Si530/531. Table 11 lists the values for the dimensions shown in the
illustration.
Figure 2. Si530/531 Outline Diagram
Table 11. Package Diagram Dimensions (mm)
Dimension
Min
1.45
1.2
Nom
1.65
Max
1.85
1.6
A
b
1.4
c
0.60 TYP.
7.00 BSC.
6.2
D
D1
e
6.10
6.30
2.54 BSC.
5.00 BSC.
4.40
E
E1
L
4.30
1.07
4.50
1.47
1.27
S
1.815 BSC.
0.7 REF.
—
R
aaa
bbb
ccc
ddd
—
—
—
—
0.15
0.15
0.10
0.10
—
—
—
8
Rev. 1.1
Si530/531
5. Si530/Si531 Mark Specification
Figure 3 illustrates the mark specification for the Si530/Si531. Table 12 lists the line information.
6
4
5
SiLabs 123
1 2 3 4 5 6 7 8 9 0
R T T T T Y W W +
1
2
3
Figure 3. Mark Specification
Table 12. Si53x Top Mark Description
Line
Position
1–10
Description
1
2
“SiLabs”+ Part Family Number, 5xx (First 3 characters in part number)
1–10
Si530, Si531: Option1 + Option2 + Freq(7) + Temp
Si532, Si533, Si534, Si530/Si531 w/ 8-digit resolution:
Option1 + Option2 + ConfigNum(6) + Temp
3
Trace Code
Position 1
Pin 1 orientation mark (dot)
Product Revision (D)
Position 2
Tiny Trace Code (4 alphanumeric characters per assembly release instructions)
Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7)
Calendar Work Week number (1–53), to be assigned by assembly site
“+” to indicate Pb-Free and RoHS-compliant
Position 3–6
Position 7
Position 8–9
Position 10
Rev. 1.1
9
Si530/531
6. 6-Pin PCB Land Pattern
Figure 4 illustrates the 6-pin PCB land pattern for the Si530/531. Table 13 lists the values for the dimensions shown
in the illustration.
Figure 4. Si530/531 PCB Land Pattern
Table 13. PCB Land Pattern Dimensions (mm)
Dimension
Min
Max
D2
e
5.08 REF
2.54 BSC
4.15 REF
E2
GD
GE
VD
VE
X
0.84
2.00
—
—
8.20 REF
7.30 REF
1.70 TYP
2.15 REF
Y
ZD
ZE
—
—
6.78
6.30
Notes:
1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
2. Land pattern design based on IPC-7351 guidelines.
3. All dimensions shown are at maximum material condition (MMC).
4. Controlling dimension is in millimeters (mm).
10
Rev. 1.1
Si530/531
DOCUMENT CHANGE LIST
Revision 0.4 to Revision 0.5
ꢀ Updated Table 1, “Recommended Operating
Conditions,” on page 2.
ꢁ Added maximum supply current specifications.
ꢁ Specified relationship between temperature at startup
and operation temperature.
ꢀ Updated Table 4, “CLK± Output Phase Jitter,” on
page 4 to include maximum rms jitter generation
specifications and updated typical rms jitter
specifications.
ꢀ Added Table 6, “CLK± Output Phase Noise
(Typical),” on page 4.
ꢀ Added Output Enable active polarity as an option in
Figure 1, “Part Number Convention,” on page 7.
Revision 0.5 to Revision 1.0
ꢀ Updated Note 3 in Table 1, “Recommended
Operating Conditions,” on page 2.
ꢀ Updated Figure 1, “Part Number Convention,” on
page 7.
Revision 1.0 to Revision 1.1
ꢀ Updated Table 1, “Recommended Operating
Conditions,” on page 2.
ꢁ Device maintains stable operation over –40 to +85 ºC
operating temperature range.
ꢁ Supply current specifications updated for revision D.
ꢀ Updated Table 2, “CLK± Output Frequency
Characteristics,” on page 2.
ꢁ Added specification for ±20 ppm lifetime stability
(±7 ppm temperature stability) XO.
ꢀ Updated Table 3, “CLK± Output Levels and
Symmetry,” on page 3.
ꢁ Updated LVDS differential peak-peak swing
specifications.
ꢀ Updated Table 4, “CLK± Output Phase Jitter,” on
page 4.
ꢀ Updated Table 5, “CLK± Output Period Jitter,” on
page 4.
ꢁ Revised period jitter specifications.
1
ꢀ Updated Table 7, “Absolute Maximum Ratings ,” on
page 5 to reflect the soldering temperature time at
260 ºC is 20–40 sec per JEDEC J-STD-020C.
ꢀ Updated 3. "Ordering Information" on page 7.
ꢁ Changed ordering instructions to revision D.
ꢀ Added 5. "Si530/Si531 Mark Specification" on page
9.
Rev. 1.1
11
Si530/531
CONTACT INFORMATION
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: VCXOinfo@silabs.com
Internet: www.silabs.com
The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice.
Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from
the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features
or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, rep-
resentation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation conse-
quential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to
support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where per-
sonal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap-
plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.
Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.
12
Rev. 1.1
531WA935M000DG 相关器件
| 型号 | 制造商 | 描述 | 价格 | 文档 |
| 531WA937M000DG | SILICON | CMOS/TTL Output Clock Oscillator, 937MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA938M000DG | SILICON | CMOS/TTL Output Clock Oscillator, 938MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA938M000DGR | SILICON | CMOS/TTL Output Clock Oscillator, 938MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA939M000DG | SILICON | CMOS/TTL Output Clock Oscillator, 939MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA93M0000DG | SILICON | CMOS/TTL Output Clock Oscillator, 93MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA93M0000DGR | SILICON | CMOS/TTL Output Clock Oscillator, 93MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA940M000DG | SILICON | CMOS/TTL Output Clock Oscillator, 940MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA940M000DGR | SILICON | CMOS/TTL Output Clock Oscillator, 940MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA941M000DG | SILICON | CMOS/TTL Output Clock Oscillator, 941MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
| 531WA942M000DG | SILICON | CMOS/TTL Output Clock Oscillator, 942MHz Nom, ROHS COMPLIANT, SMD, 6 PIN | 获取价格 |
|
531WA935M000DG 相关文章
HARTING(浩亭)圆形连接器产品选型手册
- 2024-10-31
- 6
HYCON(宏康科技)产品选型手册
- 2024-10-31
- 6
GREEGOO整流二极管和晶闸管产品选型手册
- 2024-10-31
- 7
西门子豪掷106亿美元，战略收购工程软件巨头Altair
- 2024-10-31
- 8
