C8051F920-GQR [SILICON]
Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU; 单/双电池, 0.9-3.6 V, 32 KB , smaRTClock的, 10位ADC的MCU型号: | C8051F920-GQR |
厂家: | SILICON |
描述: | Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU |
文件: | 总2页 (文件大小:63K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
C8051F920
Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU
Supply Voltage: 0.9 to 3.6 V
High-Speed 8051 µC Core
-
-
-
One-cell mode supports 0.9–1.8 V operation
-
Pipe-lined instruction architecture; executes 70% of instructions
in 1 or 2 system clocks
Two-cell mode supports 1.8–3.6 V operation
-
-
25 MIPS peak throughput with 25 MHz clock
Built-in dc-dc converter with 1.8 –3.3 V output (65 mW max) for
use in one-cell mode; can supply external devices
Expanded interrupt handler
-
-
Typical sleep mode current < 0.1 µA; retains state and RAM-
contents over full supply range; fast wakeup
Digital Peripherals
-
-
24 port I/O; All 5 V tolerant with programmable drive strength
2 built-in brown-out detectors cover sleep and active modes
Hardware enhanced UART, SPI and SMBus™ serial ports
available concurrently
10-Bit Analog to Digital Converter
-
-
-
-
-
-
Up to 300 ksps
-
-
-
Low power 32-bit smaRTClock (0.5 uA) operates down to 0.9V
Up to 23 external inputs
Four general purpose 16-bit counter/timers
External pin or internal VREF (no external capacitor required)
Built-in temperature sensor
16-bit programmable counter array (PCA) with six capture/com-
pare modules and watchdog timer:
•
•
•
•
8, 9, 10, 11, or 16-bit PWM
Rising/falling edge capture
Frequency output
External conversion start input option
Autonomous Burst Mode with 16-bit automatic averaging
accumulator
Software timer
Two Comparators
Clock Sources
-
-
-
-
Programmable hysteresis and response time
Configurable as interrupt or reset source
Low current (< 0.5 µA)
-
Precision internal oscillators: 24.5 MHz with ±2% accuracy sup-
ports UART operation; spread-spectrum mode for reduced EMI
Low power internal oscillator: 20 MHz
-
-
-
-
External oscillator: Crystal, RC, C, CMOS clock
Up to 23 Capacitive Touch Sense inputs
smaRTClock oscillator: 32.768 kHz crystal or self-oscillate
Memory
-
-
Can switch between clock sources on-the-fly; useful in power
saving modes
4352 bytes internal data RAM (256 + 4K)
32 kB bytes Flash; In-system programmable in 1024-byte
sectors; Full read/write/erase functionality over the entire
supply range
Ultra-Small Package Options
-
-
32-pin QFN (5x5 mm)
-
External memory interface (multiplexed address/data)
32-pin LQFP (9x9 mm)
On-Chip Debug
Temperature Range: –40 to +85 °C
-
On-chip debug circuitry facilitates full speed, non-intrusive in-
system debug (no emulator required)
Port I/O Configuration
P0.0/VREF
CIP-51 8051
Controller Core
Power On
Reset/PMU
Digital Peripherals
P0.1/AGND
P0.2/XTAL1
P0.3/XTAL2
P0.4/TX
Wake
Reset
32k Byte ISP Flash
Program Memory
UART
Port 0
Drivers
Timers 0,
256 Byte SRAM
4096 Byte XRAM
P0.5/RX
P0.6/CNVSTR
P0.7/IREF0
Debug /
Programming
Hardware
1, 2, 3
C2CK/RST
Priority
Crossbar
PCA/
Decoder
WDT
P1.0/AD0
P1.1/AD1
P1.2/AD2
P1.3/AD3
P1.4/AD4
P1.5/AD5
P1.6/AD6
P1.7/AD7
C2D
CRC
Engine
SMBus
SPI 0,1
Power Net
VDD/DC+
GND/DC-
VREG
Port 1
Drivers
Analog
Power
Digital
Power
SYSCLK
Crossbar Control
SFR
Bus
Precision
24.5 MHz
Oscillator
Analog Peripherals
P2.0/A8
DC/DC
Converter
VBAT
GND
P2.1/A9
Low Power
20 MHz
Oscillator
6-bit
IREF0
IREF
P2.2/A10
P2.3/A11
P2.4/ALE
Port 2
Drivers
External
VREF
Internal
VREF
External
Oscillator
Circuit
XTAL1
XTAL2
P2.5/RD
P2.6/WR
P2.7/C2D
VDD
VREF
A
M
U
X
10-bit
300ksps
ADC
Temp
Sensor
XTAL3
XTAL4
smaRTClock
Oscillator
GND
CP0, CP0A
CP1, CP1A
+
-
System Clock
Configuration
+
-
Comparators
Low-Voltage/Low-Power
Copyright © 2008 by Silicon Laboratories
11.11.2008
C8051F920
Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU
Selected Electrical Specifications
(At 25 C°)
Parameter
Supply Input Voltage
two-cell mode
Conditions
Min
Typ
Max
Units
DC-DC converter disabled
DC-DC converter enabled
1.8
0.9
—
—
3.6
1.8
V
V
one-cell mode
DC-DC Boost Converter Output
Power (VOUT = 1.8–3.3 V)
Includes on and off-chip current
—
—
65
mW
VDD = 1.8–3.6 V
Clock = 24.5 MHz
Supply Current with CPU Active
—
4.1
—
mA
(±2% internal precision oscillator)
Sleep mode; smaRTClock off
Sleep mode; smaRTClock running
—
—
DC
—
50
0.6
—
2
—
—
25
—
—
nA
µA
MHz
µs
Supply Current (shutdown)
(VBAT = 1.8 V)
Clock Frequency Range
two-cell mode
one-cell mode
Wakeup Time
—
10
µs
Internal Oscillator
Precision oscillator
Low power oscillator
A/D Converter
24
18
24.5
20
25
22
MHz
MHz
Frequency
Resolution
10
bits
Throughput Rate
—
—
300
ksps
Package Information: 32-Pin LQFP
Package Information: 32-Pin QFN
Bottom View
MM
E / 2
MIN
0.80
0.00
0
TYP
0.9
MAX
1.00
0.05
1.00
—
A
A1
A2
A3
b
L
8
17
18
19
20
0.02
0.65
0.25
0.25
5.00
2.70
5.00
2.70
0.50
0.40
32
7
6
5
—
0.18
—
0.30
—
D
4
3
2
1
21
22
23
24
D2
E
1.25
—
3.25
—
E2 / 2
E2
E2
e
1.25
—
3.25
—
L
0.30
—
0.50
—
7 x e
E
N
ND
NE
R
—
8
—
—
8
—
Side View
0.09
—
—
MM
MIN
—
TYP
—
MAX
1.60
0.15
1.45
0.45
0.20
MIN
TYP
9.00 BSC
7.00 BSC
0.60
MAX
e
A
A1
A2
b
E
E1
L
0.05
1.35
0.30
0.09
—
1.40
0.45
0.75
0.37
aaa
bbb
ccc
ddd
0.20
c
—
0.20
D
9.00 BSC
7.00 BSC
0.80 BSC
0.10
D1
e
0.20
0°
3.5°
7°
C8051F9xx Product Family
Device Part # Package Flash Size RAM Size
C8051F930-GQ 32-pin LQFP
C8051F930-GM 32-pin QFN
C8051F931-GM 24-pin QFN
C8051F920-GQ 32-pin LQFP
C8051F920-GM 32-pin QFN
C8051F921-GM 24-pin QFN
64 kB
64 kB
64 kB
32 kB
32 kB
32 kB
4 kB
4 kB
4 kB
4 kB
4 kB
4 kB
Low-Voltage/Low-Power
Copyright © 2008 by Silicon Laboratories
11.11.2008
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders
相关型号:
C8051F921-F-GM
Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks
SILICON
C8051F92X
Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks
SILICON
C8051F930-F-GM
Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks
SILICON
C8051F930-F-GQ
Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks
SILICON
©2020 ICPDF网 联系我们和版权申明