SP509CM [SIPEX]
Line Transceiver, 8 Func, 8 Driver, 8 Rcvr, BICMOS, PQFP100, MS-026BED, LQFP-100;
| 型号： | SP509CM |
| 厂家： | 
SIPEX CORPORATION |
| 描述： | Line Transceiver, 8 Func, 8 Driver, 8 Rcvr, BICMOS, PQFP100, MS-026BED, LQFP-100 驱动 信息通信管理 接口集成电路 驱动器 |
| 文件： | 总27页 (文件大小：249K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
®
SP509
Rugged 40Mbps, 8 Channel Multi-Protocol Transceiver
with Programmable DCE/DTE and Termination Resistors
■ Ultra Fast 40Mbps Differential Transmission Rates Available
■ Improved ESD Tolerance for Analog I/Os with 15kV HBM.
■ Internal Transceiver Termination Resistors for V.11 and V.35
■ Interface Modes:
■ RS-232 (V.28)
■ X.21 (V.11)
■ RS-449/V.36
(V.10 & V.11)
■ EIA-530 (V.10 & V.11)
■ EIA-530A (V.10 & V.11)
■ V.35
■ Protocols are Software Selectable with 3-Bit Word
■ Eight (8) Drivers and Eight (8) Receivers
■ V.35 and V.11 Receiver Termination Network Disable Option
■ Internal Line or Digital Loopback for Diagnostic Testing
■ Adheres to NET1/NET2 and TBR-2 Compliancy Requirements
■ Easy Flow-Through Pinout
■ +5V Only Operation
■ Individual Driver and Receiver Enable/Disable Controls
■ Operates in either DTE or DCE Mode
DESCRIPTION
The SP509 is a monolithic device that supports eight (8) popular serial interface standards for
Wide Area Network (WAN) connectivity. The SP509 is fabricated using a low power BiCMOS
process technology, and incorporates a Sipex regulated charge pump allowing +5V only
operation. Sipex's patented charge pump provides a regulated output of +5.8V, which will
provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8)
receiverscanbeconfiguredviasoftwareforanyoftheaboveinterfacemodesatanytime. The
SP509 requires no additional external components for compliant operation for all of the eight
(8) modes of operation other than four capacitors used for the internal charge pump. All
necessaryterminationisintegratedwithintheSP509andisswitchablewhenV.35driversand
V.35 receivers, or when V.11 receivers are used. The SP509 provides the controls and
transceiver availability for operating as either a DTE or DCE.
Additional features with the SP509 include internal loopback that can be initiated in any of the
operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are
internally connected to driver inputs creating an internal signal path bypassing the serial
communications controller for diagnostic testing. The SP509 also includes a latch enable pin
with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination
can be switched off using a control pin (TERM_OFF) for monitoring applications. All eight (8)
drivers and receivers in the SP509 include separate enable pins for added convenience. The
SP509 is ideal for WAN serial ports in networking equipment such as routers, concentrators,
network muxes, DSU/CSU's, networking test equipment, and other access devices.
Applicable U.S. Patents-5,306,954; and others patents pending
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
ABSOLUTE MAXIMUM RATINGS
STORAGE CONSIDERATIONS
Duetotherelativelylargepackagesizeofthe100-pinquadflat-
pack, storage in a low humidity environment is preferred. Large
highdensityplasticpackagesaremoisturesensitiveandshould
be stored in Dry Vapor Barrier Bags. Prior to usage, the parts
should remain bagged and stored below 40°C and 60%RH. If
the parts are removed from the bag, they should be used within
48 hours or stored in an environment at or below 20%RH. If the
above conditions cannot be followed, the parts should be
bakedforfourhoursat125°Cinorderto remove moisture prior
to soldering. Sipex ships the 100-pin LQFP in Dry Vapor
Barrier Bags with a humidity indicator card and desiccant pack.
The humidity indicator should be below 30%RH.
These are stress ratings only and functional operation of the
device at these ratings or any other above those indicated in the
operation sections of the specifications below is not implied.
Exposure to absolute maximum rating conditions for extended
periods of time may affect reliability.
VCC ................................................................................................ +7V
Input Voltages:
Logic ................................................ -0.3V to (VCC+0.5V)
Drivers ............................................. -0.3V to (VCC+0.5V)
Receivers ........................................................... ±15.5V
Output Voltages:
Logic ................................................ -0.3V to (VCC+0.5V)
Drivers ................................................................... ±12V
Receivers ........................................ -0.3V to (VCC+0.5V)
Storage Temperature ................................................ -65°C to +150°C
Power Dissipation ................................................................. 1520mW
(derate 19.0mW/°C above +70°C)
Package Derating:
øJA ................................................................................................................. 52.7 °C/W
øJC .................................................................................................................... 6.5 °C/W
ELECTRICAL SPECIFICATIONS
TA = +25°C and VCC = +4.75V to +5.25V unless otherwise noted.
MIN.
TYP.
MAX.
UNITS
CONDITIONS
LOGIC INPUTS
VIL
VIH
0.8
Volts
Volts
2.0
LOGIC OUTPUTS
VOL
VOH
0.4
Volts
Volts
IOUT= –3.2mA
IOUT= 1.0mA
2.4
V.28 DRIVER
DC Parameters
Outputs
Open Circuit Voltage
Loaded Voltage
Short-Circuit Current
Power-Off Impedance
AC Parameters
Outputs
±15
±15
±100
Volts
Volts
mA
per Figure 1
per Figure 2
per Figure 4, VOUT=0V
per Figure 5
VCC = +5V for AC parameters
±5.0
300
Ω
Transition Time
Instantaneous Slew Rate
Propagation Delay
tPHL
1.5
30
µs
V/µs
per Figure 6; +3V to -3V
per Figure 3
0.5
0.5
1
1
5
5
µs
µs
tPLH
Max.Transmission Rate
120
230
kbps
V.28 RECEIVER
DC Parameters
Inputs
Input Impedance
Open-Circuit Bias
HIGH Threshold
LOW Threshold
AC Parameters
Propagation Delay
tPHL
3
7
+2.0
3.0
kΩ
per Figure 7
per Figure 8
Volts
Volts
Volts
1.7
1.2
0.8
VCC = +5V for AC parameters
50
50
100
100
500
500
ns
ns
tPLH
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
2
ELECTRICAL SPECIFICATIONS
TA = +25°C and VCC = +4.75V to +5.25V unless otherwise noted.
MIN.
TYP.
MAX.
UNITS
CONDITIONS
V.28 RECEIVER (continued)
AC Parameters (cont.)
Max.Transmission Rate
120
235
kbps
V.10 DRIVER
DC Parameters
Outputs
Open Circuit Voltage
±4.0
±6.0
Volts
Volts
mA
per Figure 9
per Figure 10
per Figure 11
per Figure 12
Test-Terminated Voltage 0.9VOC
Short-Circuit Current
Power-Off Current
AC Parameters
±150
±100
µA
VCC = +5V for AC parameters
Outputs
Transition Time
200
ns
per Figure 13; 10% to 90%
Propagation Delay
tPHL
tPLH
30
30
100
100
500
500
ns
ns
Max.Transmission Rate
120
kbps
V.10 RECEIVER
DC Parameters
Inputs
Input Current
Input Impedance
Sensitivity
–3.25
4
+3.25
mA
kΩ
Volts
per Figures 14 and 15
±0.3
AC Parameters
Propagation Delay
tPHL
VCC = +5V for AC parameters
50
50
ns
ns
tPLH
Max.Transmission Rate
120
kbps
V.11 DRIVER
DC Parameters
Outputs
Open Circuit Voltage
Test Terminated Voltage
±6.0
Volts
Volts
Volts
Volts
Volts
mA
per Figure 16
per Figure 17
±2.0
0.5VOC
0.67VOC
±0.4
+3.0
±150
±100
Balance
Offset
Short-Circuit Current
Power-Off Current
AC Parameters
Outputs
per Figure 17
per Figure 17
per Figure 18
per Figure 19
µA
VCC = +5V for AC parameters
Transition Time
Propagation Delay
tPHL
10
ns
per Figures 21 and 36; 10% to 90%
Using CL = 50pF;
per Figures 33 and 36
per Figures 33 and 36
per Figures 33 and 36
30
30
2
50
50
5
ns
ns
ns
tPLH
Differential Skew
(|tPHL - tPLH|)
Max.Transmission Rate
Channel to Channel Skew
40
–7
Mbps
ns
2
V.11 RECEIVER
DC Parameters
Inputs
Common Mode Range
Sensitivity
+7
±0.2
Volts
Volts
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
3
ELECTRICAL SPECIFICATIONS
TA = +25°C and VCC = +4.75V to +5.25V unless otherwise noted.
MIN.
TYP.
MAX.
UNITS
CONDITIONS
V.11 RECEIVER (continued)
DC Parameters (cont.)
Input Current
–3.25
±3.25
mA
per Figure 20 and 22;
power on or off
Current w/100Ω Termination
Input Impedance
AC Parameters
Propagation Delay
tPHL
±60.75
mA
kΩ
per Figure 23 and 24
4
VCC = +5V for AC parameters
Using CL = 50pF;
per Figures 33 and 38
per Figures 33 and 38
per Figure 33
30
30
2
50
50
5
ns
ns
ns
Mbps
ns
tPLH
Skew (|tPHL - tPLH|)
Max.Transmission Rate
Channel to Channel Skew
40
2
V.35 DRIVER
DC Parameters
Outputs
Test Terminated Voltage
Offset
±0.44
±0.66
±0.6
+0.2VST
150
165
Volts
Volts
Volts
Ω
per Figure 25
per Figure 25
per Figure 25; VST = Steady state value
per Figure 27; ZS = V2/V1 x 50
per Figure 28
Output Overshoot
Source Impedance
Short-Circuit Impedance
AC Parameters
Outputs
-0.2VST
50
135
Ω
VCC = +5V for AC parameters
Transition Time
Propagation Delay
tPHL
7
20
ns
per Figure 29; 10% to 90%
30
30
2
50
50
5
ns
ns
ns
per Figures 33 and 36; CL = 20pF
per Figures 33 and 36; CL = 20pF
per Figures 33 and 36; CL = 20pF
tPLH
Differential Skew
(|tPHL - tPLH|)
Max.Transmission Rate
Channel to Channel Skew
40
Mbps
ns
2
V.35 RECEIVER
DC Parameters
Inputs
Sensitivity
±50
+100
110
165
mV
Ω
Ω
Source Impedance
Short-Circuit Impedance
AC Parameters
Propagation Delay
tPHL
90
135
per Figure 30; ZS = V2/V1 x 50Ω
per Figure 31
VCC = +5V for AC parameters
30
30
2
50
50
5
ns
ns
ns
Mbps
ns
per Figures 33 and 38; CL = 20pF
per Figures 33 and 38; CL = 20pF
per Figure 33; CL = 20pF
tPLH
Skew (|tPHL - tPLH|)
Max.Transmission Rate
Channel to Channel Skew
40
2
TRANSCEIVER LEAKAGE CURRENT
Driver Output 3-State Current
Rcvr Output 3-State Current
500
1
µA
µA
per Figure 32; Drivers disabled
TX & RX disabled, 0.4V - VO - 2.4V
10
POWER REQUIREMENTS
VCC
4.75
5.00
1
95
230
270
170
200
5.25
Volts
µA
mA
mA
mA
mA
mA
ICC (Shutdown Mode)
(V.28/RS-232)
(V.11/RS-422)
(EIA-530 & RS-449)
(V.35)
All ICC values are with VCC = +5V
fIN = 120kbps; Drivers active & loaded
fIN = 10Mbps; Drivers active & loaded
fIN = 10Mbps; Drivers active & loaded
V.35 @ fIN = 10Mbps, V.28 @ 20kbps
fIN = 10Mbps; Drivers active & loaded
(EIA-530A)
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
4
OTHER AC CHARACTERISTICS
TA = +25°C and VCC = +5.0V unless otherwise noted.
PARAMETER
MIN.
TYP.
MAX.
UNITS
CONDITIONS
DRIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE
RS-232/V.28
tPZL; Tri-state to Output LOW
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
0.11
0.11
0.05
0.05
5.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 34 & 40; S2
closed
CL = 100pF, Fig. 34 & 40; S2
closed
CL = 100pF, Fig. 34 & 40; S2
closed
CL = 100pF, Fig. 34 & 40; S2
closed
RS-423/V.10
tPZL; Tri-state to Output LOW
0.07
0.05
0.55
0.12
2.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 34 & 40; S2
closed
CL = 100pF, Fig. 34 & 40; S2
closed
CL = 100pF, Fig. 34 & 40; S2
closed
CL = 100pF, Fig. 34 & 40; S2
closed
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
RS-422/V.11
tPZL; Tri-state to Output LOW
0.04
0.05
0.03
0.11
10.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 34 & 37; S1
closed
CL = 100pF, Fig. 34 & 37; S2
closed
CL = 15pF, Fig. 34 & 37; S1
closed
CL = 15pF, Fig. 34 & 37; S2
closed
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
V.35
tPZL; Tri-state to Output LOW
0.85
0.36
0.06
0.05
10.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 34 & 37; S1
closed
CL = 100pF, Fig. 34 & 37; S2
closed
CL = 15pF, Fig. 34 & 37; S1
closed
CL = 15pF, Fig. 34 & 37; S2
closed
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
RECEIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE
RS-232/V.28
tPZL; Tri-state to Output LOW
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
0.05
0.05
0.65
0.65
2.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 35 & 40; S1
closed
CL = 100pF, Fig. 35 & 40; S2
closed
CL = 100pF, Fig. 35 & 40; S1
closed
CL = 100pF, Fig. 35 & 40; S2
closed
RS-423/V.10
tPZL; Tri-state to Output LOW
0.04
0.03
0.03
0.03
2.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 35 & 40; S1
closed
CL = 100pF, Fig. 35 & 40; S2
closed
CL = 100pF, Fig. 35 & 40; S1
closed
CL = 100pF, Fig. 35 & 40; S2
closed
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
5
OTHER AC CHARACTERISTICS (Continued)
TA = +25°C and VCC = +5.0V unless otherwise noted.
PARAMETER
MIN.
TYP.
MAX.
UNITS
CONDITIONS
RS-422/V.11
tPZL; Tri-state to Output LOW
0.04
0.03
0.03
0.03
2.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 35 & 39; S1
closed
CL = 100pF, Fig. 35 & 39; S2
closed
CL = 15pF, Fig. 35 & 39; S1
closed
CL = 15pF, Fig. 35 & 39; S2
closed
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
V.35
tPZL; Tri-state to Output LOW
0.04
0.03
0.03
0.03
2.0
2.0
2.0
2.0
µs
µs
µs
µs
CL = 100pF, Fig. 35 & 39; S1
closed
CL = 100pF, Fig. 35 & 39; S2
closed
CL = 15pF, Fig. 35 & 39; S1
closed
CL = 15pF, Fig. 35 & 39; S2
closed
tPZH; Tri-state to Output HIGH
tPLZ; Output LOW to Tri-state
tPHZ; Output HIGH to Tri-state
TRANSCEIVER TO TRANSCEIVER SKEW
(per Figures 32, 33, 36, 38)
RS-232 Driver
100
100
20
20
2
ns
ns
ns
ns
ns
ns
[ (tphl
[ (tplh
[ (tphl
[ (tphl
[ (tphl
[ (tplh
)
Tx1 – (tphl
Tx1 – (tplh
)
)
]
Txn
Txn
)
]
RS-232 Receiver
RS-422 Driver
)
Rx1 – (tphl
Rx1 – (tphl
Tx1 – (tphl
Tx1 – (tplh
)
)
]
]
Rxn
)
Rxn
)
)
)
]
Txn
Txn
2
)
]
RS-422 Receiver
RS-423 Driver
2
3
5
ns
ns
ns
[ (tphl
[ (tphl
[ (tphl
)
)
– (tphl
)
)
]
]
Rxn
RRxx11 – (tphl
Rxn
]
)
Tx2 – (tphl
Tx2 – (tplh
)
Txn
Txn
5
5
5
2
2
ns
ns
ns
ns
ns
[ (tplh
[ (tphl
[ (tphl
[ (tphl
[ (tplh
)
)
]
RS-423 Receiver
V.35 Driver
)
Rx2 – (tphl
Rx2 – (tphl
)
)
]
]
Rxn
)
Rxn
)
Tx1 – (tphl
Tx1 – (tplh
)
)
]
Txn
Txn
)
]
V.35 Receiver
2
2
ns
ns
[ (tphl
[ (tphl
)
)
– (tphl
)
)
]
]
Rxn
Rxn
RRxx11 – (tphl
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
6
TEST CIRCUITS
A
A
VOC
VT
3kΩ
C
C
Figure 1. V.28 Driver Output Open Circuit Voltage
Figure 2. V.28 Driver Output Loaded Voltage
A
A
Oscilloscope
VT
Isc
7kΩ
C
C
Scope used for slew rate
measurement.
Figure 3. V.28 Driver Output Slew Rate
Figure 4. V.28 Driver Output Short-Circuit Current
V
= 0V
CC
A
A
Ix
±2V
Oscilloscope
3kΩ
2500pF
C
C
Figure 6. V.28 Driver Output Rise/Fall Times
Figure 5. V.28 Driver Output Power-Off Impedance
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
7
A
A
Iia
±15V
voc
C
C
Figure 7. V.28 Receiver Input Impedance
Figure 8. V.28 Receiver Input Open Circuit Bias
A
A
VOC
Vt
3.9kΩ
450Ω
C
C
Figure 9. V.10 Driver Output Open-Circuit Voltage
Figure 10. V.10 Driver Output Test Terminated Voltage
V
= 0V
CC
A
A
Ix
±0.25V
Isc
C
C
Figure 11. V.10 Driver Output Short-Circuit Current
Figure 12. V.10 Driver Output Power-Off Current
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
8
A
A
Iia
±10V
Oscilloscope
450Ω
C
C
Figure 13. V.10 Driver Output Transition Time
Figure 14. V.10 Receiver Input Current
A
V.10 RECEIVER
VOCA
+3.25mA
+10V
VOC
3.9kΩ
VOCB
-10V
-3V
B
+3V
Maximum Input Current
vesus Voltage
C
-3.25mA
Figure 15. V.10 Receiver Input IV Graph
Figure 16. V.11 Driver Output Open-Circuit Voltage
A
A
Isa
50Ω
50Ω
VT
Isb
B
V
B
OS
C
C
Figure 17. V.11 Driver Output Test Terminated Voltage
Figure 18. V.11 Driver Output Short-Circuit Current
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
9
V
= 0V
CC
A
Iia
±10V
A
Ixa
±0.25V
B
B
C
C
V
= 0V
CC
A
A
±10V
±0.25V
Iib
Ixb
B
B
C
C
Figure 19. V.11 Driver Output Power-Off Current
Figure 20. V.11 Receiver Input Current
A
V.11 RECEIVER
+3.25mA
+10V
50Ω
Oscilloscope
50Ω
-10V
-3V
B
VE
50Ω
+3V
C
Maximum Input Current
vesus Voltage
-3.25mA
Figure 22. V.11 Receiver Input IV Graph
Figure 21. V.11 Driver Output Rise/Fall Time
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
10
V.11 RECEIVER
w/ Optional Cable Termination
(100Ω to 150Ω)
A
Iia
i [mA] = V [V] / 0.1
±6V
i [mA] = V [V] - 3) / 4.0
100Ω to
150Ω
-6V
-3V
+3V
+6V
B
i [mA] = V [V] - 3) / 4.0
C
Maximum Input Current
versus Voltage
i [mA] = V [V] / 0.1
Figure 24. V.11 Receiver Input Graph w/ Termination
A
A
±6V
50Ω
100Ω to
150Ω
VT
50Ω
Iib
VOS
B
B
C
C
Figure 23. V.11 Receiver Input Current w/ Termination
Figure 25. V.35 Driver Output Test Terminated Voltage
V1
A
A
50Ω
50Ω
VT
24kHz, 550mV
p-p
Sine Wave
V2
50Ω
VOS
B
B
C
C
Figure 26. V.35 Driver Output Offset Voltage
Figure 27. V.35 Driver Output Source Impedance
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
11
A
A
50Ω
50Ω
Oscilloscope
ISC
B
B
50Ω
±2V
C
C
Figure 29. V.35 Driver Output Rise/Fall Time
Figure 28. V.35 Driver Output Short-Circuit Impedance
V1
A
A
50Ω
24kHz, 550mVp-p
Sine Wave
V2
Isc
B
B
±2V
C
C
Figure 30. V.35 Receiver Input Source Impedance
Figure 31. V.35 Receiver Input Short-Circuit Impedance
Any one of the three conditions for disabling the driver.
1
1
1
VCC = 0V
D1
D0
D2
C
C
L1
A
VCC
B
A
IZSC
±12V
B
A
TIN
ROUT
L2
15pF
Logic “1”
B
fIN (50% Duty Cycle, 2.5V
)
P-P
Figure 33. Driver/Receiver Timing Test Circuit
Figure 32. Driver Output Leakage Current Test
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
12
1KΩ
Test Point
Receiver
Output
V
CC
V
CC
S
S
1
S
S
1
500Ω
Output
Under
Test
C
RL
1KΩ
C
L
2
2
Figure 35. Receiver Timing Test Load Circuit
Figure 34. Driver Timing Test Load Circuit
f > 10MHz; tR < 10ns; tF < 10ns
1.5V
+3V
DRIVER
INPUT
1.5V
0V
tPLH
tPHL
A
1/2VO
1/2VO
DRIVER
OUTPUT
VO
B
+
tDPLH
tDPHL
DIFFERENTIAL
OUTPUT
VB – VA
VO
0V
–
VO
tR
tF
tSKEW = tDPLH - tDPHL
|
|
Figure 36. Driver Propagation Delays
Mx or Tx_Enable
+3V
0V
1.5V
1.5V
t
t
LZ
ZL
5V
2.3V
A, B
A, B
Output normally LOW
Output normally HIGH
0.5V
0.5V
V
OL
V
OH
2.3V
0V
t
t
HZ
ZH
Figure 37. Driver Enable and Disable Times
f > 10MHz; tR < 10ns; tF < 10ns
+
–
V0D2
0V
0V
A – B
INPUT
V0D2
OUTPUT
VOH
VOL
(VOH - VOL)/2
(VOH - VOL)/2
RECEIVER OUT
tPLH
tPHL
tSKEW
tPHL tPLH
- |
= |
Figure 38. Receiver Propagation Delays
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
13
f = 1MHz; tR < 10ns; tF < 10ns
1.5V
DECx +3V
1.5V
0V
5V
RCVRENABLE
tZL
1.5V
tLZ
RECEIVER OUT
Output normally LOW
Output normally HIGH
0.5V
0.5V
VIL
VIH
RECEIVER OUT
1.5V
tZH
0V
tHZ
Figure 39. Receiver Enable and Disable Times
f = 60kHz; t < 10ns; t < 10ns
R
F
+3V
Tx_Enable
0V
1.5V
1.5V
t
LZ
t
ZL
0V
T
OUT
V
0.5V
-
OL
V
0.5V
-
OL
V
OL
Output LOW
f = 60kHz; t < 10ns; t < 10ns
R
F
+3V
1.5V
1.5V
t
Tx_Enable
0V
t
HZ
ZH
Output HIGH
V
OH
V
OH - 0.5V
T
OUT
0V
Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
14
Figure 42. Typical V.10 Driver Output Waveform
Figure 41. Typical V.28 Driver Output Waveform
Figure 43. Typical V.11 Driver Output Waveform
Figure 44. Typical V.35 Driver Output Waveform
Figure 45. Typical V.11 Driver Output Waveform at 20MHz
Figure 46. Typical V.35 Driver Output Waveform at 20 MHz
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
15
Pin 19 — D0 — Mode Select Input.
Pin 20 — D1 — Mode Select Input.
Pin 21 — D2 — Mode Select Input.
PINOUT
VCC
GND
1
2
3
4
5
6
7
8
9
75 TR(a)
74 GND
Pin 22 — TERM_OFF — Termination
Disable Input.
SDEN
TTEN
STEN
RSEN
TREN
RRCEN
RLEN
73 VDD
72 C1+
71 VCC
70 C2+
®
69 C1-
68 GND
67 C2-
Pin 23 — D_LATCH — Decoder Latch Input.
Pin 24 — N/C — No Connection.
LLEN 10
RDEN 11
RTEN 12
TXCEN 13
CSEN 14
DMEN 15
RRTEN 16
ICEN 17
66 VSS
65 RL(a)
64 VCC
63 LL(a)
62 TM(a)
61 IC(a)
60 RRT(a)
59 RRT(b)
58 V10GND
57 DM(a)
56 DM(b)
55 CS(a)
54 CS(b)
53 TXC(a)
52 GND
51 TXC(b)
Pin 25 — GND — Signal Ground.
SP509
TMEN 18
D0 19
Pin 26 — VCC — +5V Power Supply Input.
D1 20
D2 21
TERM_OFF 22
D_LATCH 23
N/C 24
Pin 27—LOOPBACK—Loopback Mode
Enable Input.
GND 25
Pin 28 — TXD — TXD Driver TTL Input.
Pin 29 — TXCE — TXCE Driver TTL Input.
Pin 30 — ST — ST Driver TTL Input.
Pin 31 —RTS — RTS Driver TTL Input.
Pin 32 — DTR— DTR Driver TTL Input.
PIN ASSIGNMENTS
Pin 1 — VCC — +5V Power Supply Input.
Pin 2 — GND — Signal Ground.
Pin 33 — DCD_DCE — DCDDCE Driver
TTL Input.
Pin 3 — SDEN — TXD Driver Enable Input.
Pin 4 — TTEN — TXCE Driver Enable Input.
Pin 5 — STEN — ST Driver Enable Input.
Pin 6 — RSEN — RTS Driver Enable Input.
Pin 7 — TREN — DTR Driver Enable Input.
Pin 34 — RL — RL Driver TTL Input.
Pin 35 — LL — LL Driver TTL Input.
Pin 36 — RXD — RXD Receiver TTL Output.
Pin 37 — RXC — RXC Receiver TTL Output.
Pin 38 — TXC — TXC Receiver TTL Output.
Pin 39 — CTS — CTS Receiver TTL Output.
Pin 40 — DSR — DSR Receiver TTL Output.
Pin 8 — RRCEN — DCDDCE Driver Enable
Input.
Pin 9 — RLEN — RL Driver Enable Input.
Pin 10 — LLEN — LL Driver Enable Input.
Pin11—RDEN—RXDReceiverEnableInput.
Pin12—RTEN —RXTReceiverEnableInput.
Pin 13 —TXCEN — TXC Receiver Enable Input.
Pin 14 — CSEN — CTS Receiver Enable Input.
Pin 15 — DMEN — DSR Receiver Enable Input.
Pin 41 — DCD_DTE — DCDDTE Receiver
TTL Output.
Pin 42 — RI — RI Receiver TTL Output.
Pin 43 — TM — TM Receiver TTL Output.
Pin 44 — GND — Signal Ground.
Pin 45 — VCC — +5V Power Supply Input.
Pin16 — RRTEN — DCDDTE Receiver
Enable Input.
Pin 46 — V35RGND — Receiver Termination
Reference.
Pin 17 — ICEN — RI Receiver Enable Input.
Pin 18 — TMEN — TM Receiver Enable Input.
Rev. 6/05/03
Pin 47 — RD(b) — RXD Non-Inverting Input.
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
16
Pin 48 — RD(a) — RXD Inverting Input.
Pin 49 — RT(b) — RXT Non-Inverting Input.
Pin 50 — RT(a) — RXT Inverting Input.
Pin51— TXC(b)—TXCNon-InvertingInput.
Pin 52 — GND — Signal Ground.
Pin 79 — RRC(b) — DCDDCE Non-Inverting
Output.
Pin 80 — VCC — +5V Power Supply Input.
Pin 81 — RRC(a) — DCDDCE Inverting Output.
Pin 82 — GND — Signal Ground.
Pin 83 — RS(a) — RTS Inverting Output.
Pin 84 — VCC — +5V Power Supply Input.
Pin 85 — RS(b) — RTS Non-Inverting Output.
Pin 86 — GND — Signal Ground.
Pin 53 — TXC(a) — TXC Inverting Input.
Pin 54 — CS(b) — CTS Non-Inverting Input.
Pin 55 — CS(a) — CTS Inverting Input.
Pin 56 — DM(b) — DSR Non-Inverting Input.
Pin 57 — DM(a) — DSR Inverting Input.
Pin 58 — V10GND — V.10 RX Reference Node.
Pin 87 — ST(a) — ST Inverting Output.
Pin 88 — VCC — +5V Power Supply Input.
Pin 89 — V35TGND3 — ST Termination
Reference.
Pin 59 — RRT(b) — DCDDTE Non-Inverting
Input.
Pin 90 — ST(b) — ST Non-Inverting Output.
Pin 91 — GND — Signal Ground.
Pin 60 —RRT(a) — DCDDTE Inverting Input.
Pin 61 — IC(a) — RI Receiver Input.
Pin 62 — TM(a) — TM Receiver Input.
Pin 63 — LL(a) — LL Driver Output.
Pin 64 — VCC — +5V Power Supply Input.
Pin 65 — RL(a) — RL Driver Output.
Pin 66 — VSS — -2XVCC Charge Pump Output.
Pin 67 — C2- — Charge Pump Capacitor.
Pin 68 — GND — Signal Ground.
Pin 92 — TT(a) — TXCE Inverting Output.
Pin 93 — VCC — +5V Power Supply Input.
Pin 94 — V35TGND2 — TXCE Termination
Reference.
Pin 95 — TT(b) — TXCE Non-Inverting
Output.
Pin 96 — GND — Signal Ground.
Pin 97 — SD(a) — TXD Inverting Output.
Pin 98 — VCC- — +5V Power Supply Input.
Pin 69 — C1- — Charge Pump Capacitor.
Pin 70 — C2+ — Charge Pump Capacitor.
Pin 71 — VCC — +5V Power Supply Input.
Pin 72 — C1+ — Charge Pump Capacitor.
Pin 73 — VDD — 2XVCC Charge Pump Output.
Pin 74 — GND — Signal Ground.
Pin 99 — V35TGND1 — TXD Termination
Reference.
Pin 100 — SD(b) — TXD Non-Inverting Output.
Pin 75 — TR(a) — DTR Inverting Output.
Pin 76 — N/C — No Connection.
Pin 77 — VCC — +5V Power Supply Input.
Pin 78 — TR(b) — DTR Non-Inverting Output.
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
17
SP509 Driver Table
RS-232
Mode
(V.28)
RS-449
Mode
(V.36)
Driver Output
Pin
EIA-530
Mode
EIA-530A
Mode
X.21 Mode
(V.11)
Suggested
Signal
V.35 Mode
Shutdown
MODE (D0, D1, D2)
T1OUT(a)
T1OUT(b)
T2OUT(a)
T2OUT(b)
T3OUT(a)
T3OUT(b)
T4OUT(a)
T4OUT(b)
T5OUT(a)
T5OUT(b)
T6OUT(a)
T6OUT(b)
T7OUT(a)
T8OUT(a)
001
V.35
010
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.10
V.10
011
V.28
100
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.10
High-Z
V.11
V.11
V.10
V.10
101
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.10
V.10
110
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
High-Z
High-Z
111
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
TxD(a)
TxD(b)
V.35
High-Z
V.28
V.35
TxCE(a)
TxCE(b)
TxC_DCE(a)
TxC_DCE(b)
RTS(a)
V.35
High-Z
V.28
V.35
V.35
High-Z
V.28
V.28
High-Z
V.28
High-Z
V.28
RTS(b)
DTR(a)
High-Z
V.28
High-Z
V.28
DTR(b)
DCD_DCE(a)
DCD_DCE(b)
RL
High-Z
V.28
High-Z
V.28
V.28
V.28
LL
Table 1. Driver Mode Selection
SP509 Receiver Table
RS-232
Mode
(V.28)
RS-449
Mode
(V.36)
Receiver Input
V.35 Mode
Pin
EIA-530
Mode
EIA-530A
Mode
X.21 Mode
(V.11)
Suggested
Signal
Shutdown
MODE (D0, D1, D2)
R1IN(a)
R1IN(b)
R2IN(a)
R2IN(b)
R3IN(a)
R3IN(b)
R4IN(a)
R4IN(b)
R5IN(a)
R5IN(b)
R6IN(a)
R6IN(b)
R7IN(a)
R8IN(a)
001
V.35
010
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.10
V.10
011
V.28
100
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.10
High-Z
V.11
V.11
V.10
V.10
101
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.10
V.10
110
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
V.11
High-Z
High-Z
111
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
RxD(a)
RxD(b)
V.35
High-Z
V.28
V.35
RxC(a)
V.35
High-Z
V.28
RxC(b)
V.35
TxC_DTE(a)
TxC_DTE(b)
CTS(a)
V.35
High-Z
V.28
V.28
High-Z
V.28
High-Z
V.28
CTS(b)
DSR(a)
High-Z
V.28
High-Z
V.28
DSR(b)
DCD_DTE(a)
DCD_DTE(b)
RI
High-Z
V.28
High-Z
V.28
V.28
V.28
TM
Table 2. Receiver Mode Selection
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
18
+5V (decoupling capacitor not shown)
1µF
1µF
1µF
V
C1+
C1-
C2+
C2-
CC
V
SS
V
DD
Regulated Charge Pump
1µF
V35RGND
TxD
RD(a)
SD(a)
V35TGND1
SD(b)
RxD
RDEN
SDEN
RD(b)
RT(a)
TxCE
TT(a)
V35TGND2
TT(b)
RxC
RTEN
RT(b)
TTEN
TxC(a)
ST
ST(a)
TxC
TxCEN
V35TGND3
ST(b)
TxC(b)
CS(a)
STEN
RTS
RS(a)
CTS
CSEN
RS(b)
RSEN
CS(b)
DM(a)
DTR
TR(a)
DSR
DMEN
TR(b)
TREN
DM(b)
RRT(a)
DCD_DCE
RRC(a)
DCD_DTE
RRTEN
RRC(b)
RRCEN
RRT(b)
IC
RL
RI
ICEN
RL(a)
RLEN
LL
TM
TM
TMEN
LL(a)
LLEN
D0
D1
D2
SP509
V.10-GND
D-LATCH
TERM-OFF
LOOPBACK
GND
RECEIVER TERMINATION NETWORK
V.35 DRIVER TERMINATION NETWORK
51ohms
V.35 MODE
V.11 MODE
51ohms
124ohms
124ohms
V.35 MODE
TX ENABLE
RX ENABLE
51ohms
51ohms
Figure 47. Functio nal Diagram
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
19
FEATURES
There are four basic types of driver circuits –
ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423),
ITU-T-V.11 (RS-422), and CCITT-V.35.
The SP509 contains highly integrated serial
transceivers that offer programmability between
interface modes through software control. The
SP509 offers the hardware interface modes for
RS-232 (V.28), RS-449/V.36 (V.11 and V.10),
EIA-530 (V.11 and V.10), EIA-530A (V.11 and
V.10), V.35 (V.35 and V.28) and X.21(V.11). The
interface mode selection is done via three control
pins, which can be latched via microprocessor
control.
The V.28 (RS-232) drivers output single-ended
signals with a minimum of +5V (with 3kΩ &
2500pF loading), and can operate over 120kbps.
Since the SP509 uses a charge pump to generate
the RS-232 output rails, the driver outputs will
never exceed +10V. The V.28 driver architecture
is similar to Sipex's standard line of RS-232
transceivers.
The SP509 has eight drivers, eight receivers, and
Sipex'spatentedon-boardchargepump(5,306,954)
that is ideally suited for wide area network
connectivityandothermulti-protocolapplications.
Other features include digital and line loopback
modes, individual enable/disable control lines for
each driver and receiver, fail-safe when inputs are
either open or shorted, individual termination
resistor ground paths, separate driver and receiver
groundoutputs,enhancedESDprotectionondriver
outputs and receiver inputs.
The RS-423 (V.10) drivers are also single-ended
signals which produce open circuit V and VOH
measurementsof+4.0Vto+6.0V.WhenOtLerminated
with a 450Ω load to ground, the driver output will
not deviate more than 10% of the open circuit
value. This is in compliance of the ITU V.10
specification. The V.10 (RS-423) drivers are used
in RS-449/V.36, EIA-530, and EIA-530A modes
as Category II signals from each of their
corresponding specifications. The V.10 drivers
are guaranteed to transmit over 120kbps, but can
operate at over 1Mbps if necessary.
THEORY OF OPERATION
The SP509 device is made up of 1) the drivers, 2)
the receivers, 3) a charge pump, 4) DTE/DCE
switching algorithm, and 5) control logic.
The third type of drivers are V.11 (RS-422)
differentialdrivers.Duetothenatureofdifferential
signaling, the drivers are more immune to noise as
opposed to single-ended transmission methods.
The advantage is evident over high speeds and
long transmission lines. The strength of the driver
outputs can produce differential signals that can
maintain +2V differential output levels with a load
of 100Ω. The signal levels and drive capability of
these drivers allow the drivers to also support
RS-485 requirements of +1.5V differential output
levels with a 54Ω load. The strength allows the
SP509 differential driver to drive over long cable
lengthswithminimalsignaldegradation.TheV.11
drivers are used in RS-449, EIA-530, EIA-530A
and V.36 modes as Category I signals which are
used for clock and data. Sipex's new driver design
over its predecessors allow the SP509 to operate
over 40Mbps for differential transmission.
Drivers
TheSP509haseightenhancedindependentdrivers.
Control for the mode selection is done via a three-
bit control word into D0, D1, and D2. The drivers
are prearranged such that for each mode of
operation, the relative position and functionality
of the drivers are set up to accommodate the
selectedinterfacemode.Asthemodeofthedrivers
ischanged,theelectricalcharacteristicswillchange
to support the required signal levels. The mode of
each driver in the different interface modes that
can be selected is shown in Table 1.
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
20
The fourth type of drivers are V.35 differential
drivers. There are only three available on the
SP509 for data and clock (TxD, TxCE, and TxC
in DCE mode). These drivers are current sources
that drive loop current through a differential pair
resulting in a 550mV differential voltage at the
receiver. These drivers also incorporate fixed
termination networks for each driver in order to
settheV andVOL dependingonloadconditions.
This terOmHination network is basically a “Y”
configuration consisting of two 51Ω resistors
connectedinseriesanda124Ωresistorconnected
between the two 50Ω resistors and a V35TGND
output.Eachofthethreedriversanditsassociated
termination will have its own V35TGND output
forgroundingconvenience.Filteringcanbedone
on these pins to reduce common mode noise
transmitted over the transmission line by
connecting a capacitor to ground.
protocols of the receivers. Table 1 shows
the mode of each receiver in the different
interface modes that can be selected. There are
twobasictypesofreceivercircuits—ITU-T-V.28
(RS-232) and ITU-T-V.11, (RS-422).
The RS-232 (V.28) receiver is single-ended and
accepts RS-232 signals from the RS-232 driver.
The RS-232 receiver has an operating input
voltage range of +15V and can receive signals
downs to +3V. The input sensitivity complies
with RS-232 and V .28 at +3V. The input
impedance is 3kΩ to 7kΩ in accordance to RS-
232 and V .28. The receiver output produces a
TTL/CMOS signal with a +2.4V minimum for
alogic“1”anda+0.4Vmaximumforalogic“0”.
TheRS-232(V.28)protocolusesthesereceivers
for all data, clock and control signals. They are
also used in V.35 mode for control line signals:
CTS, DSR, LL, and RL. The RS-232 receivers
can operate over 120kbps.
The drivers also have separate enable pins
which simplifies half-duplex configurations for
some applications, especially programmable
DTE/DCE. The enable pins will either enable or
disable the output of the drivers according to the
appropriateactivelogicillustratedonFigure47.
The enable pins have internal pull-up and pull-
down devices, depending on the active polarity
ofthereceiver,thatenablethedriveruponpower-
on if the enable lines are left floating. During
disabled conditions, the driver outputs will be at
a high impedance 3-state.
The second type of receiver is a differential type
that can be configured internally to support
ITU-T-V.10 and CCITT-V.35 depending on its
input conditions. This receiver has a typical
input impedance of 10kΩ and a differential
threshold of less than +200mV, which complies
with the ITU-T-V.11 (RS-422) specifications.
V.11 receivers are used in RS-449/V.36,
EIA-530, EIA-530A and X.21 as Category I
signalsforreceivingclock,data,andsomecontrol
line signals not covered by Category II V.10
circuits. The differential V.11 transceiver has
improved architecture that allows over 40Mbps
transmission rates.
The driver inputs are both TTL or CMOS
compatible. All driver inputs have an internal
pull-up resistor so that the output will be at a
defined state at logic LOW (“0”). Unused driver
inputs can be left floating. The internal pull-up
resistor value is approximately 500kΩ.
Receivers dedicated for data and clock (RxD,
RxC, TxC) incorporate internal termination for
V.11. The termination resistor is typically 120Ω
connected between the A and B inputs. The
termination is essential for minimizing crosstalk
and signal reflection over the transmission line .
The minimum value is guaranteed to exceed
100Ω,thuscomplyingwiththeV.11andRS-422
specifications. This resistor is invoked when the
receiverisoperatingasaV.11receiver,inmodes
EIA-530, EIA-530A, RS-449/V.36, and X.21.
Receivers
The SP509 has eight enhanced independent
receivers. Control for the mode selection is done
viaathree-bitcontrolwordthatisthesameasthe
driver control word. Therefore, the modes for
the drivers and receivers are identical in the
application.
Like the drivers, the receivers are prearranged
for the specific requirements of the synchronous
serial interface. As the operating mode of the
receiversischanged,theelectricalcharacteristics
willchangetosupporttherequiredserialinterface
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
21
Thesamereceiversalsoincorporateatermination
network internally for V.35 applications. For
V.35, the receiver input termination is a “Y”
termination consisting of two 51Ω resistors
connectedinseriesanda124Ωresistorconnected
between the two 50Ω resistors and V35RGND
output.TheV35RGNDisusuallygrounded.The
receiver itself is identical to the V.11 receiver.
CHARGE PUMP
The charge pump is a Sipex-patented design
(5,306,954)andusesauniqueapproachcompared
to older less-efficient designs. The charge pump
still requires four external capacitors, but uses
four-phase voltage shifting technique to attain
symmetrical power supplies. The charge pump
V
and VSS outputs are regulated to +5.8V and
-5D.8DV, respectively. There is a free-running
oscillator that controls the four phases of the
voltage shifting. A description of each phase
follows.
The differential receivers can be configured to
be ITU-T-V.10 single-ended receivers by
internally connecting the non-inverting input to
ground. This is internally done by default from
the decoder. The non-inverting input is rerouted
to V10GND and can be grounded separately.
The ITU-T-V.10 receivers can operate over
1Mbps and are used in RS-449/V.36, E1A-530,
E1A-530AandX.21modesasCategoryIIsignals
asindicatedbytheircorrespondingspecifications.
All receivers include an enable/disable line for
disablingthereceiveroutputallowingconvenient
half-duplex configurations. The enable pins will
eitherenableordisabletheoutputofthereceivers
according to the appropriate active logic
illustrated on Figure 47. The receiver’s enable
lines include an internal pull-up or pull-down
device, depending on the active polarity of the
receiver,thatenablesthereceiveruponpowerup
iftheenablelinesareleftfloating.Duringdisabled
conditions, the receiver outputs will be at a high
impedance state. If the receiver is disabled any
associatedterminationisalsodisconnectedfrom
the inputs.
Phase 1
__VSS charge storage ——During this phase of
the clock cycle, the positive side of capacitors C1
and C2 are initially charged to VCC. C+ is then
switched to ground and the charge in C1- is
transferred to C2-. Since C2+ is connected to VCC,
the voltage potential across capacitor C2 is now
2XVCC.
Phase 2
—VSS transfer—Phasetwooftheclockconnects
the negative terminal of C2 to the V storage
capacitor and the positive terminal SSof C2 to
ground, and transfers the negative generated
voltagetoC .Thisgeneratedvoltageisregulated
to –5.8V. S3imultaneously, the positive side of
the capacitor C1 is switched to VCC and the
negative side is connected to ground.
Phase 3
—VDD charge storage —The third phase of the
clock is identical to the first phase—the charge
transferred in C1 produces –VCC in the negative
terminal of C1 which is applied to the negative
side of the capacitor C2 . Since C2+ is at VCC, the
voltage potential across C2 is 2XVCC.
All receivers include a fail-safe feature that
outputs a logic high when the receiver inputs are
open, terminated but open, or shorted together.
For single-ended V.28 and V.10 receivers, there
areinternal5kΩpull-downresistorsontheinputs
which produces a logic high (“1”) at the receiver
outputs. The differential receivers have a
proprietary circuit that detect open or shorted
inputs and if so, will produce a logic HIGH (“1”)
at the receiver output.
Phase 4
—VDD transfer —The fourth phase of the clock
connects the negative terminal of C2 to ground,
and transfers the generated 5.8V across C2 to C4,
the VDD storage capacitor. This voltage is
regulated to +5.8V. At the regulated voltage, the
internaloscillatorisdisabledandsimultaneously
with this, the positive side of capacitor C1 is
switchedtoVCC andthenegativesideisconnected
toground,andthecyclebeginsagain.Thecharge
pump cycle will continue as long as the
operational conditions for the internal oscillator
are present.
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
22
Since both V+ and V- are separately generated
from VCC; in a no-load condition V+ and V- will
be symmetrical. Older charge pump approaches
that generate V- from V+ will show a decrease in
the magnitude of V- compared to V+ due to the
inherent inefficiencies in the design.
There are internal pull-up devices on D0, D1,
and D2, which allow the device to be in
SHUTDOWN mode (“111”) upon power up.
However , if the device is powered -up with the
D_LATCH at a logic HIGH, the decoder state of
the SP509 will be undefined.
The clock rate for the charge pump typically
operates at 250kHz. The external capacitors can
be as low as 1µF with a 16V breakdown voltage
rating.
ESD TOLERANCE
TheSP509 deviceincorporatesruggedizedESD
cells on all driver output and receiver input
pins. The ESD structure is improved over our
previous family for more rugged applications
and environments sensitive to electrostatic
discharges and associated transients.
TERM_OFF FUNCTION
The SP509 contains a TERM_OFF pin that
disables all three receiver input termination
networks regardless of mode. This allows the
device to be used in monitor mode applications
typically found in networking test equipment.
The TERM_OFF pin internally contains a
pull-down device with an impedance of over
500kΩ, which will default in a “ON” condition
during power-up if V.35 receivers are used. The
individual receiver enable line and
the SHUTDOWN mode from the decoder
will disable the termination regardless of
TERM_OFF.
CTR1/CTR2 EUROPEAN COMPLIANCY
As with all of Sipex’s previous multi-protocol
serial transceiver IC’s the drivers and receivers
have been designed to meet all the requirements
to NET1/NET2 and TBR2 in order to meet
CTR1/CTR2 compliancy. The SP509 is also
tested in-house at Sipex and adheres to all the
NET1/2physicallayertestingandtheITUSeries
V specifications before shipment. Please note
thatalthoughtheSP509,aswithitspredecessors,
adhere to CTR1/CTR2 compliancy testing,
any complex or unusual configuration should
be double-checked to ensure CTR1/CTR2
compliance. Consult the factory for details.
LOOPBACK FUNCTION
The SP509 contains a LOOPBACK pin that
invokes a loopback path. This loopback path is
illustrated in Figure 52. LOOPBACK has an
internal pull-up resistor that defaults to normal
modeduringpoweruporifthepinisleftfloating.
During loopback, the driver output and receiver
input characteristics will still adhere to its
appropriate specifications.
DECODER AND D_LATCH FUNCTION
TheSP509containsaD_LATCHpinthatlatches
the data into the D0, D1, and D2 decoder inputs.
If tied to a logic LOW (“0”), the latch is
transparent, allowing the data at the decoder
inputs to propagate through and program
the SP509 accordingly. If tied to a logic
HIGH(“1”), the latch locks out the data and
prevents the mode from changing until this pin
is brought to a logic LOW.
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
23
SD(a)
SD(b)
RD(a)
TxD
RxD
RD(b)
TT(a)
TxCE
TT(b)
RT(a)
RxC
ST
RT(b)
ST(a)
ST(b)
TxC(a)
TxC(b)
RS(a)
TxC
RTS
CTS
DTR
RS(b)
CS(a)
CS(b)
TR(a)
TR(b)
DM(a)
DSR
DM(b)
RRC(a)
DCD_DCE
RRC(b)
RRT(a)
RRT(b)
DCD_DTE
RL
RI
RL(a)
IC
LL
LL(a)
TM
TM(a)
Figure 48. SP509 Loopback Path
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
24
1µF
1µF
1µF
Vcc
+
10µF
73
VDD
72
C1+
69
70
67
1µF
C1- C2+ C2-
66
VCC
VSS
CIRCUIT #
Serial Port Connector Pins
2
TxD_RXD_A
28
97 SD(a)
100 S(b)
92 TT(a)
#103
14
TxD_RXD_B
TxD
24
11
TxCE_TXC_A
TXCE_TXC_B
29
#113
#113
TxCE
95 TT(b)
87 ST(a)
30
ST
90 ST(b)
83 RS(a)
85 RS(b)
75 TR(a)
78 TR(b)
4
RTS_CTS_A
RTS_CTS_B
31
#105
#108
19
RTS
20
23
DTR_DSR_A
DTR_DSR_B
32
DTR
33
81 RRC(a)
79 RRC(b)
#109
#140
#141
DCD_DCE
34
21
18
RL_RI
LL_TM
RL
65 RL(a)
35
LL
63 LL(a)
SP509
3
RXD_TXD_A
RXD_TXD_B
36
48 RD(a)
#105
#115
#114
RxD
16
47 RD(b)
17
9
RXC_TXCE_A
RXC_TXCE_B
37
50 RT(a)
49 RT(b)
RxC
15
12
TXC_RXC_A
TXC_RXC_B
38
53 TxC(a)
51 TxC(b)
55 CS(a)
54 CS(b)
TxC
5
CTS_RTS_A
CTS_RTS_B
39
#106)
#107
13
CTS
6
DSR_DTR_A
DSR_DTR_B
40
57 DM(a)
56 DM(b)
22
DSR
8
DCD_DCD_A
DCD-DCD-B
41
60 RRT(a)
59 RRT(b)
#109
#125
10
DCD_DTE
42
22
25
RI_RL
LL_TM
RI
61 IC
43
#142
TM
62 TM
Logic Section
D0 19
3
4
5
SDEN
Vcc
TTEN
STEN
D1 20
D2 21
DCE/DTE
6
7
8
9
TREN
RSEN
RRCEN
RLEN
LOOPBACK 27
Vcc
LATCH 23
10 LLEN
TERM_OFF 22
11 RDEN
12 RTEN
13 TxCEN
* - Driver applies for DCE only on pins 15 and 12.
Receiver applies for DTE only on pins 15 and 12.
Driver applies for DCE only on pins 8 and 10.
Receiver applies for DTE only on pins 8 and 10.
V35TGND1 99
V35TGND2 94
14 DMEN
15 CSEN
35TGND3 89
V35RGND 46
16 RRTEN
17 ICEN
18 TMEN
Input Line
Output Line
Bi-directional Bus.
V10_GND 58
Figure 49. SP509 Loopback Path
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
25
PACKAGE: 100 Pin LQFP
D
0.2 RAD MAX.
c
D1
0.08 RAD MIN.
PIN 1
11°-13°
0°MIN
E1
C
L
E
0°–7°
11°-13°
L
L1
C
L
A2
A
Seating
Plane
A1
b
e
DIMENSIONS
Minimum/Maximum
(mm)
100–PIN LQFP
JEDEC MS-026
(BED) Variation
COMMON DIMENTIONS
SYMBL MIN NOM MAX
c
L
0.11
23.00
SYMBOL
MIN
NOM MAX
1.60
0.45 0.60 0.75
1.00 BASIC
A
A1
A2
b
L1
0.05
1.35
0.17
0.15
1.40
0.22
1.45
0.27
D
16.00 BSC
14.00 BSC
0.50 BSC
16.00 BSC
14.00 BSC
100
D1
e
E
E1
N
100 PIN LQFP
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
26
ORDERING INFORMATION
Model
Temperature Range
Package Types
SP509CM ..............................................0°C to +70°C ............................................................ 100 Lead LQFP
Co rp o ra tio n
ANALOG EXCELLENCE
Sipex Corporation
Headquarters and
Sales Office
22 Linnell Circle
Billerica, MA 01821
TEL: (978) 667-8700
FAX: (978) 670-9001
e-mail: sales@sipex.com
Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600
Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the
application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
Rev. 6/05/03
SP509 Enhanced WAN Multi–Protocol Serial Transceiver
© Copyright 2003 Sipex Corporation
27
相关型号：
SP509_05
Rugged 40Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors
SIPEX
©2020 ICPDF网 联系我们和版权申明