SP6223EC5-L [SIPEX]
50mA and 150mA CMOS Linear Regulators; 50毫安到150mA的CMOS线性稳压器
| 型号： | SP6223EC5-L |
| 厂家： | 
SIPEX CORPORATION |
| 描述： | 50mA and 150mA CMOS Linear Regulators |
| 文件： | 总14页 (文件大小：367K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SP6222/SP6223
50mA and 150mA CMOS Linear Regulators
VOUT
ADJ/BYP
FEATURES
5
4
ꢀ Very low Dropout Voltage: 200mV typ (150mA load)
ꢀ High Output Setpoint Accuracy of 2%
ꢀ Very low Input Voltages Down to 1.6V
ꢀ Power-saving Shutdown Mode of 150nA (typ)
ꢀ Fast Turn-on (90μs) and Turn-off (90μs)
ꢀ Extremely low Quiescent Current of 14μA (typ)
ꢀ Very Tight Line regulation, 0.2%/V
SP6223
5 Pin SC70
ꢀ Load Regulation 0.125 mV/mA
1
2
3
ꢀ Thermal Shutdown Protection
VIN
GND
EN
ꢀ Low Noise Output, 100μVRMS With 10nF Bypass
ꢀ Fixed or Adjustable Output Versions Available
ꢀ Available in RoHS Compliant, Lead Free Packages:
SC70 and SOT23
APPLICATIONS
■ SMPS Post-Regulator
■ DC-to-DC Modules
■ Medical Devices
■ Data Cable
■ Cellular Telephones
■ Laptop, Notebooks and Palmtop Computers
■ Battery-Powered Equipment
■ Consumer/ Personal Electronics
■ Pagers
DESCRIPTION
The SP6222 and SP6223 are CMOS LDOs designed to meet a broad range of applications that require accuracy,
speed and ease of use. These LDOs offer extremely low quiescent current which only increases slightly under load,
thus providing advantages in ground current performance over bipolar LDOs. The LDOs handle an extremely wide
load range and guarantee stability with a 1μF ceramic output capacitor. They have excellent low frequency PSRR,
not found in other CMOS LDOs and thus offer exceptional Line Regulation. High frequency PSRR is 55dB (typical)
at 1kHz. Load Regulation is excellent and temperature stability is comparable to bipolar LDOs. An enable feature
is provided on all versions. The SP6222/6223 is available in fixed and adjustable output voltage versions in
industry standard SC70 and SOT23 packages.
TYPICAL APPLICATION CIRCUIT
3.0V
VIN
VOUT
BYP
2.5V
1uF
GND
EN
ENABLE
1uF
10nF
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
1
ABSOLUTE MAXIMUM RATINGS
These are stress ratings only and functional operation of the device at these ratings or any other above those indicated
in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions
for extended periods of time may affect reliability.
Supply Input Voltage (V ) ............................. -2V to 6V
Output Voltage (VOUT) ..I.N...................... -0.6V to V +1V
Enable Input Voltage (VEN) ............................ -2VItNo 7V
Power Dissipation (PD).......... Internally Limited, Note 1
Storage Temperature...........................-65°C to +150°C
Junction Temperature (TJ)....................-40°C to +125°C
Lead Temperature (soldering 5s).........................300°C
ELECTRICAL CHARACTERISTICS
Unless otherwise specified: V = VOUT + 0.3V to 4.5V, C
= 1μF ceramic, CIN = 1μF ceramic, IOUT =100μA, TA = 25°C.
Bold values apply over the fulINl operating temperature raOnUgTe (-40°C to 125°C).
PARAMETER
MIN
1.6
TYP
MAX
4.5
UNITS
CONDITIONS
Operating Input Voltage Range
Note 2
IOUT = 50mA (SP6222)
IOUT = 150mA (SP6223)
V
2
Output Voltage Accuracy
-
%
V
3
Fixed Output Voltage (3.0V version)
Fixed Output Voltage (2.5V version)
2.91
3.0
3.09
V
2.425 2.500 2.575
Reference Voltage
Line Regulation
0.873
0.9
0.927
V
Adjustable version only
0.05
0.2
%/V
ΔV
OUT (VIN below 4.5V)
IOUT = 0.1mA to 50mA (SP6222)
IOUT = 0.1mA to 150mA (SP6223)
Load Regulation
0.125 0.225 mV/mA
Thermal Regulation
0.005
%/ ºC IOUT = 50mA (SP6222)
60
100
300
IOUT = 50mA (SP6222)
IOUT = 150mA (SP6223)
Dropout Voltage (DOV), Note 3
Ground Pin Current
mV
μA
200
14
25
IOUT = 0.1mA
Note 1. The maximum allowable power dissipation at any T (ambient temperature) is PD (MAX) = (TJ (MAX)– T ) /
θJA. Exceeding the maximum allowable power dissiApation will result in excessive die temperature,Aand
the regulator will go into thermal shutdown. The θJA of the SP6222/23 (SC-70-5) is 330°C/W mounted
on a PC board with minimum copper area (see “Thermal Considerations” section for further details).
Note 2. Minimum VIN must meet 2 conditions: VIN >1.6V and VIN > {VOUT + DOV}
Note 3. Dropout Voltage DOV is defined as the input to output differential at which the output voltage drops
2% below its nominal value measured at 1V differential. The DOV specification is not applicable to
output voltages less than 2.7V.
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
2
ELECTRICAL CHARACTERISTICS
Unless otherwise specified: VIN = VOUT + 0.3V to 4.5V, C
= 1μF ceramic, CIN = 1μF ceramic, IOUT =100μA, TA = 25°C.
Bold values apply over the full operating temperature raOnUgTe (-40°C to 125°C).
PARAMETER
MIN
TYP
MAX
Units
CONDITIONS
V
V
EN < 0.4V (shutdown),
SUPPLY = 1.6V
0.150
Shutdown Supply Current @ 25ºC
1
μA
μA
V
V
EN < 0.4V (shutdown),
SUPPLY = 1.6V
Shutdown Supply Current @ 125ºC
5
Thermal Shutdown Die Temperature
Thermal Shutdown Hysteresis
Power Supply Rejection Ratio
125
150
15
175
ºC
ºC
Regulator turns off
Regulator turns on again @ 150ºC
f ≤ 1kHz
-55
800
550
150
100
90
dB
IOUT = 0.1mA, C
=3.0V
=3.0V
BYP = 0nF, VOUT
I
I
OUT = 50mA, C
BYP = 0nF, VOUT
μVRMS
Output Noise Voltage
OUT = 0.1mA, CBYP
OUT=3.0V
= 10nF, V
IOUT = 50mA, C
=3.0V
BYP = 10nF, VOUT
Wake-up time (TON) from Shutdown
200
140
0.4
μs
μs
V
VIN
≥ 1.6V, IOUT = 30mA
Turn-off time (T
90
IOUT = 0.1mA, VIN ≥ 1.6V
Regulator shutdown
Regulator enabled
OFF) into Shutdown
Enable input logic low voltage
Enable input logic high voltage
1.6
V
PIN DESCRIPTION
Pin Number
Pin
Description
Name
5 pin
5 pin
SC-70
SOT23
Power supply input. Connect a 1uF decoupling capacitor next
to this pin.
V
IN
1
1
GND
EN
2
3
2
3
Ground Pin.
Enable/Shutdown (Logic high = enable, logic low = shutdown)
4
4
Reference bypass input for ultra-quite operation. Connecting
10nF capacitor from this pin to ground reduces output noise
BYP
ADJ
(Fixed)
(Fixed)
4
4
Adjustable regulator feedback input. Connect to a resistive
(Adjustable)
(Adjustable) voltage-divider network.
Output voltage of the linear regulator. Connect a 1uF or larger
capacitor from this pin to ground.
VOUT
5
5
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
3
APPLICATION INFORMATION
General Overview
Input / Output Capacitor
The SP6222 and SP6223 are CMOS
LDOsdesignedtomeetabroadrange
oflowvoltageapplicationsthatrequire
accuracy and ease of use. The
SP6222 offers a 50mA output current
while the SP6223 offers an output
current of 150mA. The SP6222 is
availableina2.5Vor3.0Vfixedoutput
along with an adjustable output
version. The SP6223 is offered in an
adjustable output only. These LDOs
have a minimum input voltage of only
1.6V and a maximum input voltage of
4.5V. The output voltage can be
programmed to as low as 0.9V and
have a maximum dropout voltage
rating of 100mV for the SP6222 and
300mV for the SP6223. Both devices
are equipped with an enable (EN)
inputforverylowcurrent(10nAtypical)
shutdown mode.
The SP6222/6223 is designed to
operate using very small ceramic
capacitors. The minimum input and
output capacitor value for stable
operation is 1.0μF. The output
capacitor value may be increased
without limit to improve transient
response. Place these capacitors
as close as possible to the device.
Bypass (BYP) Capacitor
The fixed output versions offer a
BYP pin to decouple the bandgap
reference. Connecting an external
10nF capacitor from BYP to GND
can reduce output noise. If output
noise is not a concern the BYP pin
may be left open. When a bypass
capacitor is used the turn on time is
slower. See the following turn on
time plots for various BYP capacitor
values. The adjustable output
versiondoesnotofferthisBYPinput.
Enable / Shutdown Operation
Adjustable Regulator
The SP6222/6223 is turned on by
providing 1.6V or greater to the EN
pin.Toplacethedeviceintoshutdown
pull the EN pin below 0.4V. If this
feature is not required connect EN to
input supply to always enable the
device whenever power is applied.
The output of the device can be
programmedtoaspecificvoltageby
using two external resistors
connected to the ADJ pin (see
Typical Application Circuit for
Adjustableoutput).Theresistorsset
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
4
APPLICATION INFORMATION
The actual power dissipation of the
regulator circuit can be determined
by using the simplified equation:
the output voltage based on the
following equation:
VOUT = VREF *(R1/R2 + 1)
PD = (VIN – VOUT) * IOUT
Resistor values are not critical
because the ADJ (adjust) pin has a
high impedance, but for best
performance use resistor values of
470KΩ or less.
To prevent the device from entering
thermal shutdown, maximum power
dissipation cannot be exceeded.
Layout Considerations
Thermal Considerations
The primary path of heat conduction
out of the package is via the package
leads.Therefore,carefulconsideration
must be taken into account for
optimizing layout.
The SP6222/6223 is designed to
provide 50mA -150mA of continuous
current in a tiny package. Maximum
power dissipation can be calculated
based on the output current and the
voltage drop across the part. To
determine the maximum power
dissipation of the package, use the
1. Attaching the part to a large
copper footprint will enable
better heat transfer from the
device,especiallywherethere
areinternalgroundandpower
planes.
junction-to-ambient
thermal
resistance of the device and the
following equation:
2. Place the input and output
capacitors close to the device
foroptimaltransientresponse
and device behavior.
PD(MAX) = (TJ(max) – TA) / θJA
TJ(max) is the maximum junction
temperature of the die and is 125oC.
TA is the ambient temperature. θJA is
the junction-to-ambient thermal
resistance of the package. The SOT-
23packagehasaθJAofapproximately
191oC/W and the SC70 package has
a θJA of approximately 330oC/W.
3. Connectallgroundconnections
directlytothegroundplane. In
casethereisnogroundplane,
connect to a common ground
point before connecting to
board ground.
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
5
APPLICATION INFORMATION
SP6223 1.2Vout
Cin = Cout = 1.0uF Cer
Iout = 100uA to 150mA
Vout
LoadTransientResponse,100μAto150mA,
Vin = 1.6V
Iout @ 100mA/div
SP6223 1.2Vout
Cin = Cout = 1.0uF Cer
Iout = 100uA to 150mA
Vout
LoadTransientResponse,100μAto150mA,
Vin = 3.3V
Iout @ 100mA/div
SP6223 1.2Vout fixed
Cin = Cout = 1.0uF Cer
Iout = 100uA to 100mA
Vout
LoadTransientResponse,100μAto100mA,
Vin = 1.6V
Iout @ 100mA/div
SP6223 1.2Vout fixed
Cin = Cout = 1.0uF Cer
Iout = 100uA to 100mA
Vout
LoadTransientResponse,100μAto100mA,
Vin = 3.3V
Iout @ 100mA/div
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
6
APPLICATION INFORMATION
SP6223 1.2Vout fie
Cin = Cout = 1.0uF Cer
Iout = 100uA to 50mA
Vout
Load Transient Response, 100μA to 50mA,
Vin = 1.6V
Iout @ 100mA/div
SP6223 1.2Vout
Cin = Cout = 1.0uF Cer
Iout = 100uA to 50mA
Vout
Load Transient Response, 100μA to 50mA,
Vin = 3.3V
Iout @ 100mA/div
Enable
SP6222 2.5V fixed
Vin = 3.0V, Iout = 10mA
Cbyp = open
Turn on time, Vin = 3.0V, Iout = 10mA, CBYP
= Open
Vout
Enable
SP6222 2.5V fixed
Vin = 3.0V, Iout = 50mA
Cbyp = open
Turn on time, Vin = 3.0V, Iout = 50mA, CBYP
= Open
Vout
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
7
APPLICATION INFORMATION
Enable
Turn on time, Vin = 3.0V, Iout = 10mA,
CBYP = 1nF
SP6222 2.5V fixed
Vin = 3.0V, Iout = 10mA
Cbyp = 1nF
Vout
Enable
SP6222 2.5V fixed
Vin = 3.0V, Iout = 50mA
Cbyp = 1nF
Turn on time, Vin = 3.0V, Iout = 50mA,
CBYP = 1nF
Vout
Turn on time, Vin = 3.0V, Iout = 10mA,
CBYP = 10nF
Enable
SP6222 2.5V fixed
Vin = 3.0V, Iout = 10mA
Cbyp = 10nF
Vout
Turn on time, Vin = 3.0V, Iout = 50mA,
CBYP = 10nF
Enable
SP6222 2.5V fixed
Vin = 3.0V, Iout = 50mA
Cbyp = 10nF
Vout
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
8
APPLICATION INFORMATION
Enable
SP6222 2.5V fixed
Vin = 3.0V, Iout = 10mA
Cbyp = 100nF
Turn on time, Vin = 3.0V, Iout =
10mA, CBYP = 100nF
Vout
SP6222 2.5V fixed
Vin = 3.0V, Iout = 50mA
Cbyp = 100nF
Enable
Turn on time, Vin = 3.0V, Iout =
50mA, CBYP = 100nF
Vout
6222 3.0V output noise
900
800
700
600
500
400
300
200
100
0
SP6222 3.0V Output Noise vs.
CBYP
100uA
10mA
50mA
1
10
100
1000 10000 10000
0
Bypass Cap (pF)
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
9
APPLICATION INFORMATION
SP6222 3.0Vout PSRR 100uA, 4.5 Vin Cbyp-10nF
20
10
0
-10
-20
-30
-40
-50
-60
-70
-80
10
100
1000
10000
100000
1000000 10000000
Frequency (Hz)
SP6222 3.0Vout PSRR 10mA, 4.5Vin, Cbyp-10nF
20
10
0
-10
-20
-30
-40
-50
-60
-70
-80
10
100
1000
10000
100000
1000000 10000000
Frequency (Hz)
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
10
APPLICATION INFORMATION
SP6222 3.0Vout PSRR 50mA, 4.5Vin Cbyp-10nF
20
10
0
-10
-20
-30
-40
-50
-60
-70
-80
10
100
1000
10000
100000
1000000 10000000
Frequency (Hz)
7\SLFDOꢆ$SSOLFDWLRQꢆ&LUFXLWꢆIRUꢆ$GMXVWDEOHꢆ2XWSXW
63ꢅꢀꢀꢃ
9LQ
9RXW
ꢁ
ꢀ
ꢃ
ꢂ
9LQ
9RXW
$'-
ꢁX)
5ꢁ
5ꢀ
*1'
(QDEOH
ꢁX)
ꢄ
(1
9287ꢆ ꢆ95()ꢆꢇꢆ>ꢁꢆꢈꢆꢉ5ꢁꢊ5ꢀꢋ@
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
11
PACKAGE: 5 PIN SC-70
D
D/2
e1
SIDE VIEW
A2
5
4
E/2
E1/2
A
E
E1
Seating
Plane
A1
2
3
1
(L1)
Pin1 Designator
to be within this
INDEX AREA
(D/2 x E1/2)
e
b
TOP VIEW
ø1
FRONT VIEW
Gauge Plane
R1
R
L2
ø1
c
Seating
Plane
ø
L
5 Pin SC-70
JEDEC MO-203
Variation AA
Dimensions in Inches
Conversion Factor:
1 Inch = 25.40 mm
Dimensions in Millimeters:
Controlling Dimension
SYMBOL
MIN
-
0.00
0.70
0.08
NOM
-
-
0.90
-
MAX
1.10
0.10
1.00
0.22
MIN
-
0.000
0.028
0.004
NOM
-
-
0.036
-
MAX
0.043
0.004
0.039
0.009
A
A1
A2
c
D
2.00 BSC
0.079 BSC
E
2.10 BSC
0.083 BSC
E1
L
1.25 BSC
0.049 BSC
0.014
0.011
0.018
0.26
0.36
0.46
L1
L2
R
R1
Ø
0.42 REF
0.15 BSC
0.017 REF
0.006 BSC
-
-
0.10
0.10
0˚
-
-
4º
-
0.004
0.004
0˚
-
0.25
8º
0.010
8º
4º
Ø1
4˚
0.15
-
-
12º
0.30
4˚
0.006
-
-
12º
0.012
b
e
e1
0.65 BSC
1.30 BSC
0.026 BSC
0.051 BSC
SIPEX Pkg Signoff Date/Rev:
JL Oct3-05 / Rev A
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
12
PACKAGE: 5 PIN SOT-23
D
D/2
e1
SIDE VIEW
A2
5
4
E/2
E1/2
A
E
E1
Seating
Plane
A1
2
3
1
(L1)
Pin1 Designator
to be within this
INDEX AREA
(D/2 x E1/2)
e
b
TOP VIEW
ø1
FRONT VIEW
R1
Gauge Plane
R
L2
ø1
c
Seating
Plane
ø
L
5 Pin SOT-23
JEDEC MO-178
Variation AA
Dimensions in Inches
Conversion Factor:
1 Inch = 25.40 mm
Dimensions in Millimeters:
Controlling Dimension
SYMBOL
MIN
NOM
MAX
MIN
NOM
MAX
-
-
-
0.057
0.006
0.051
0.009
A
-
-
1.45
0.15
1.30
0.22
0.000
0.036
0.004
A1
A2
c
D
E
0.00
0.90
0.08
-
1.15
-
2.90 BSC
2.80 BSC
1.60 BSC
0.45
0.045
-
0.115 BSC
0.111 BSC
0.063 BSC
0.018
E1
L
0.012
0.024
0.30
0.60
L1
L2
R
R1
Ø
0.60 REF
0.25 BSC
-
0.024 REF
0.010 BSC
-
-
0.004
0.004
0º
-
0.10
0.10
0º
-
4º
-
4º
0.010
8º
0.25
8º
ø1
5º
0.30
10º
-
0.95 BSC
1.90 BSC
15º
0.50
5º
0.012
10º
-
0.038 BSC
0.075 BSC
15º
0.020
b
e
e1
SIPEX Pkg Signoff Date/Rev:
JL Oct3-05 / Rev A
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
13
ORDERING INFORMATION
Part Number
Temperature Range
Voltage Option
Package Type
SP6222EC5-2-5-L..... ... ........... -40˚C to +125˚C ................ 2.5V .......... (Lead Free) 5 Pin SC70
SP6222EC5-2-5-L/TR ............... -40˚C to +125˚C ................ 2.5V ...........(Lead Free) 5 Pin SC70
SP6222EC5-3-0-L..................... -40˚C to +125˚C ................ 3.0V .......... (Lead Free) 5 Pin SC70
SP6222EC5-3-0-L/TR ............... -40˚C to +125˚C ................ 3.0V ...........(Lead Free) 5 Pin SC70
SP6222EC5-L ........................... -40˚C to +125˚C ................ ADJ ...........(Lead Free) 5 Pin SC70
SP6222EC5-L/TR ..................... -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SC70
SP6222EK-2-5-L ....................... -40˚C to +125˚C ................ 2.5V .......... (Lead Free) 5 Pin SOT-23
SP6222EK-2-5-L/TR ................. -40˚C to +125˚C ................ 2.5V .......... (Lead Free) 5 Pin SOT-23
SP6222EK-3-0-L ....................... -40˚C to +125˚C ................ 3.0V .......... (Lead Free) 5 Pin SOT-23
SP6222EK-3-0-L/TR. ................ -40˚C to +125˚C ................ 3.0V .......... (Lead Free) 5 Pin SOT-23
SP6222EK-L ............................. -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SOT-23
SP6222EK-L/TR ....................... -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SOT-23
SP6223EC5-L ........................... -40˚C to +125˚C ................ ADJ ...........(Lead Free) 5 Pin SC70
SP6223EC5-L/TR ... ....... ......... -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SC70
SP6223EK-L ............................. -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SOT-23
SP6223EK-L/TR ....................... -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SOT-23
Available in lead free packaging only.
/TR = Tape and Reel
Pack quantity is 3,000 for SC-70 and 2,500 for SOT-23.
Sipex Corporation
Headquarters and
Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600
Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the
application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
Date: 6/15/06 Rev AB
SP6222/6223 50/150mA CMOS Linear Regulators
© 2006 Sipex Corporation
14
相关型号：
©2020 ICPDF网 联系我们和版权申明