AM29LV002T-150FI [SPANSION]
Flash, 256KX8, 150ns, PDSO40, REVERSE, TSOP-40;
| 型号： | AM29LV002T-150FI |
| 厂家： | 
SPANSION |
| 描述： | Flash, 256KX8, 150ns, PDSO40, REVERSE, TSOP-40 光电二极管 内存集成电路 |
| 文件： | 总34页 (文件大小：452K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PRELIMINARY
Am29LV002
2 Megabit (256 K x 8-Bit)
CMOS 3.0 Volt-only, Boot Sector Flash Memory
DISTINCTIVE CHARACTERISTICS
■ Single power supply operation
■ Embedded Algorithms
— Full voltage range: 2.7 to 3.6 volt read and write
operations for battery-powered applications
— Embedded Erase algorithms automatically
preprogram and erase the entire chip or any
combination of designated sectors
— Regulated voltage range: 3.0 to 3.6 volt read
and write operations and for compatibility with
high performance 3.3 volt microprocessors
— Embedded Program algorithms automatically
write and verify bytes or words at specified
addresses
■ High performance
■ Typical 1,000,000 write cycles per sector
— Full voltage range: access times as fast as 100
ns
(100,000 cycles minimum guaranteed)
■ Package option
— Regulated voltage range: access times as fast
as 90 ns
— 40-pin TSOP
■ Ultra low power consumption (typical values at
■ Compatibility with JEDEC standards
5 MHz)
— Pinout and software compatible with single-
power supply Flash
— Automatic Sleep Mode: 200 nA
— Standby mode: 200 nA
— Superior inadvertent write protection
— Read mode: 10 mA
■ Data# Polling and toggle bits
— Program/erase mode: 20 mA
■ Flexible sector architecture
— Provides a software method of detecting
program or erase operation completion
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
three 64 Kbyte sectors
■ Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion
— Supports control code and data storage on a
single device
■ Erase Suspend/Erase Resume feature
— Sector Protection features:
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
A hardware method of locking a sector to
prevent any program or erase operations within
that sector
■ Hardware reset pin (RESET#)
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
— Hardware method to reset the device to the read
mode
■ Top or bottom boot block configurations
available
Publication# 21191 Rev: C Amendment/+2
Issue Date: March 1998
.
1
P R E L I M I N A R Y
GENERAL DESCRIPTION
The Am29LV002 is a 2 Mbit, 3.0 Volt-only Flash
memory organized as 262,144 bytes. The device is
offered in a 40-pin TSOP package. The byte-wide (x8)
data appears on DQ7–DQ0. All read, program, and
erase operations are accomplished using only a single
power supply. The device can also be programmed in
standard EPROM programmers.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle) status bits. After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The sector erase architecture allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
The standard device offers access times of 90, 100,
120, and 150 ns, allowing high speed microprocessors
to operate without wait states. To eliminate bus conten-
tion the device has separate chip enable (CE#), write
enable (WE#) and output enable (OE#) controls.
Hardware data protection measures include a low
V
detector that automatically inhibits write opera-
CC
The device requires only a single 3.0 volt power sup-
ply for both read and write functions. Internally gener-
ated and regulated voltages are provided for the
program and erase operations.
tions during power transitions. The hardware sector
protection feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This is achieved via programming equipment.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard. Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
The Erase Suspend feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The hardware RESET# pin terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
Device programming occurs by executing the program
command sequence. This initiates the Embedded
Program algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the automatic sleep mode.
The system can also place the device into the standby
mode. Power consumption is greatly reduced in both
these modes.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the Embedded Erase
algorithm—an internal algorithm that automatically pre-
programs the array (if it is not already programmed) be-
fore executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effective-
ness. The device electrically erases all bits within
a sector simultaneously via Fowler-Nordheim tun-
neling. The data is programmed using hot electron
injection.
2
Am29LV002
P R E L I M I N A R Y
PRODUCT SELECTOR GUIDE
Family Part Number
Am29LV002
Ordering Part Number:
V
= 3.0–3.6 V (regulated voltage range)
-90R
CC
V
= 2.7–3.6 V (full voltage range)
-100
-120
120
120
50
-150
150
150
55
CC
Max access time (ns)
CE# access time (ns)
OE# access time (ns)
90
90
40
100
100
40
BLOCK DIAGRAM
RY/BY#
DQ0–DQ7
Sector
V
V
CC
Switches
SS
Input/Output
Buffers
Erase Voltage
Generator
RESET#
WE#
State
Control
Command
Register
PGM Voltage
Generator
Chip Enable
Output Enable
Logic
Data Latch
STB
CE
OE
Y-Decoder
Y-Gating
STB
V
Detector
Timer
CC
X-Decoder
Cell Matrix
A0–A17
21191C-1
Am29LV002
3
P R E L I M I N A R Y
CONNECTION DIAGRAMS
A17
VSS
NC
A16
A15
A14
A13
A12
A11
A9
1
2
3
4
5
6
7
8
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
NC
A10
DQ7
DQ6
DQ5
DQ4
VCC
VCC
A8
WE#
RESET#
NC
9
10
11
12
13
14
15
16
17
18
19
20
RY/BY#
NC
NC
A7
A6
A5
A4
A3
A2
A1
DQ3
DQ2
DQ1
DQ0
OE#
VSS
CE#
A0
Standard 40-Pin TSOP
A17
VSS
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
A16
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
A15
A14
A13
A12
A11
A9
A10
DQ7
DQ6
DQ5
DQ4
VCC
VCC
NC
DQ3
DQ2
DQ1
DQ0
A8
WE#
RESET#
NC
RY/BY#
NC
A7
A6
A5
A4
OE#
VSS
CE#
A0
A3
A2
A1
Reverse 40-Pin TSOP
21191C-2
4
Am29LV002
P R E L I M I N A R Y
PIN CONFIGURATION
LOGIC SYMBOL
A0–A17
= 18 addresses
18
A0–A17
DQ0–DQ7 = 8 data inputs/outputs
8
DQ0–DQ7
CE#
WE#
OE#
= Chip enable
= Write enable
= Output enable
CE#
OE#
RESET# = Reset pin
RY/BY# = Ready/Busy# pin
WE#
RESET#
RY/BY#
V
= 3.0 volt-only single power supply
(see Product Selector Guide for speed
options and voltage supply tolerances)
CC
21191C-3
V
= Device ground
SS
NC
= Pin not connected internally
Am29LV002
5
P R E L I M I N A R Y
ORDERING INFORMATION
Standard Products
AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed
by a combination of the elements below.
AM29LV002
T
-90R
E
C
OPTIONAL PROCESSING
Blank = Standard Processing
B = Burn-in
(Contact an AMD representative for more information)
TEMPERATURE RANGE
C = Commercial (0°C to +70°C)
I = Industrial (–40°C to +85°C)
E = Extended (–55°C to +125°C)
PACKAGE TYPE
E
=
40-Pin Thin Small Outline Package (TSOP)
Standard Pinout (TS 040)
F
=
40-Pin Thin Small Outline Package (TSOP)
Reverse Pinout (TSR040)
SPEED OPTION
See Product Selector Guide and Valid Combinations
BOOT CODE SECTOR ARCHITECTURE
T = Top Sector
B = Bottom Sector
DEVICE NUMBER/DESCRIPTION
Am29LV002
2 Megabit (256 K x 8-Bit) CMOS Flash Memory
3.0 Volt-only Program and Erase
Valid Combinations
Valid Combinations
Valid Combinations list configurations planned to be sup-
ported in volume for this device. Consult the local AMD sales
office to confirm availability of specific valid combinations and
to check on newly released combinations.
AM29LV002T-90R,
AM29LV002B-90R
V
= 3.0–3.6 V
EC, EI, FC, FI
CC
AM29LV002T-100,
AM29LV002B-100
AM29LV002T-120,
AM29LV002B-120
EC, EI, EE,
FC, FI, FE
AM29LV002T-150,
AM29LV002B-150
6
Am29LV002
P R E L I M I N A R Y
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself
does not occupy any addressable memory location.
The register is composed of latches that store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1. Am29LV002 Device Bus Operations
Operation
CE#
L
OE#
L
WE#
H
RESET#
Addresses
DQ0–DQ7
Read
Write
H
H
A
A
D
OUT
IN
IN
L
H
L
D
IN
V
0.3 V
±
V
0.3 V
±
CC
CC
Standby
X
X
X
High-Z
Output Disable
Reset
L
X
X
H
X
X
H
X
X
H
L
X
X
High-Z
High-Z
Temporary Sector Unprotect
V
A
D
IN
ID
IN
Legend:
L = Logic Low = V , H = Logic High = V , V = 12.0 ± 0.5 V, X = Don’t Care, A = Address In, D = Data In, D = Data Out
IL
IH
ID
IN
IN
OUT
An erase operation can erase one sector, multiple sec-
tors, or the entire device. Tables 2 and 3 indicate the
address space that each sector occupies. A “sector ad-
dress” consists of the address bits required to uniquely
select a sector. See the “Command Definitions” section
for details on erasing a sector or the entire chip, or sus-
pending/resuming the erase operation.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V . CE# is the power
IL
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V .
IH
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory con-
tent occurs during the power transition. No command is
necessary in this mode to obtain array data. Standard
microprocessor read cycles that assert valid addresses
on the device address inputs produce valid data on the
device data outputs. The device remains enabled for
read access until the command register contents are
altered.
After the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in this
mode. Refer to the “Autoselect Mode” and “Autoselect
Command Sequence” sections for more information.
I
in the DC Characteristics table represents the ac-
CC2
tive current specification for the write mode. The AC
Characteristics section contains timing specification ta-
bles and timing diagrams for write operations.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to Figure 12 for the timing waveforms. I
the DC Characteristics table represents the active cur-
rent specification for reading array data.
in
CC1
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status
bits on DQ7–DQ0. Standard read cycle timings and I
Writing Commands/Command Sequences
CC
read specifications apply. Refer to “Write Operation
Status” for more information, and to “AC Characteris-
tics” for timing diagrams.
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to V , and OE# to V .
IL
IH
Am29LV002
7
P R E L I M I N A R Y
drives the RESET# pin to V for at least a period of t
,
RP
Standby Mode
IL
the device immediately terminates any operation in
progress, tristates all data output pins, and ignores all
read/write attempts for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is ready
to accept another command sequence, to ensure data
integrity.
When the system is not reading or writing to the device,
it can place the device in the standby mode. In this
mode, current consumption is greatly reduced, and the
outputs are placed in the high impedance state, inde-
pendent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at V ± 0.3 V.
CC
(Note that this is a more restricted voltage range than
Current is reduced for the duration of the RESET#
V .) If CE# and RESET# are held at V , but not within
IH
IH
pulse. When RESET# is held at V ±0.3 V, the device
SS
V
± 0.3 V, the device will be in the standby mode, but
CC
draws CMOS standby current (I
). If RESET# is held
CC4
the standby current will be greater. The device requires
at V but not within V ±0.3 V, the standby current will
IL
SS
standard access time (t ) for read access when the
CE
be greater.
device is in either of these standby modes, before it is
ready to read data.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up
firmware from the Flash memory.
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
If RESET# is asserted during a program or erase oper-
ation, the RY/BY# pin remains a “0” (busy) until the in-
ternal reset operation is complete, which requires a
In the DC Characteristics table, I
sents the standby current specifications.
and I
repre-
CC3
CC4
time of t
(during Embedded Algorithms). The
READY
Automatic Sleep Mode
system can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing
(RY/BY# pin is “1”), the reset operation is completed
The automatic sleep mode minimizes Flash device
energy consumption. The device automatically
enables this mode when addresses remain stable for
t
+ 30 ns. The automatic sleep mode is
within a time of t
(not during Embedded Algo-
ACC
READY
independent of the CE#, WE#, and OE# control
signals. Standard address access timings provide new
data when addresses are changed. While in sleep
mode, output data is latched and always available to
rithms). The system can read data t
after the RE-
RH
SET# pin returns to V .
IH
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 13 for the timing diagram.
the system. I
in the DC Characteristics table
CC5
represents the automatic sleep mode current
specification.
Output Disable Mode
When the OE# input is at V , output from the device is
IH
RESET#: Hardware Reset Pin
disabled. The output pins are placed in the high imped-
ance state.
The RESET# pin provides a hardware method of reset-
ting the device to reading array data. When the system
8
Am29LV002
P R E L I M I N A R Y
Table 2. Sector Address Tables (Am29LV002T)
Sector
SA0
SA1
SA2
SA3
SA4
SA5
SA6
A17
0
A16
0
A15
X
A14
X
A13
X
Sector Size
64 Kbytes
64 Kbytes
64 Kbytes
32 Kbytes
8 Kbytes
Address Range
00000h–0FFFFh
10000h–1FFFFh
20000h–2FFFFh
30000h–37FFFh
38000h–39FFFh
3A000h–3BFFFh
3C000h–3FFFFh
0
1
X
X
X
1
0
X
X
X
1
1
0
X
X
1
1
1
0
0
1
1
1
0
1
8 Kbytes
1
1
1
1
X
16 Kbytes
Table 3. Sector Address Tables (Am29LV002B)
Sector
SA0
SA1
SA2
SA3
SA4
SA5
SA6
A17
0
A16
0
A15
0
A14
0
A13
X
Sector Size
16 Kbytes
8 Kbytes
Address Range
00000h–03FFFh
04000h–05FFFh
06000h–07FFFh
08000h–0FFFFh
10000h–1FFFFh
20000h–2FFFFh
30000h–3FFFFh
0
0
0
1
0
0
0
0
1
1
8 Kbytes
0
0
1
X
X
32 Kbytes
64 Kbytes
64 Kbytes
64 Kbytes
0
1
X
X
X
1
0
X
X
X
1
1
X
X
X
Autoselect Mode
The autoselect mode provides manufacturer and de-
vice identification, and sector protection verification,
through identifier codes output on DQ7–DQ0. This
mode is primarily intended for programming equipment
to automatically match a device to be programmed with
its corresponding programming algorithm. However,
the autoselect codes can also be accessed in-system
through the command register.
the sector address must appear on the appropriate
highest order address bits (see Tables 2 and 3). Table
4 shows the remaining address bits that are don’t care.
When all necessary bits have been set as required, the
programming equipment may then read the corre-
sponding identifier code on DQ7–DQ0.
To access the autoselect codes in-system, the host
system can issue the autoselect command via the
command register, as shown in Table 5. This method
When using programming equipment, the autoselect
mode requires V (11.5 V to 12.5 V) on address pin
does not require V . See “Command Definitions” for
ID
ID
A9. Address pins A6, A1, and A0 must be as shown in
Table 4. In addition, when verifying sector protection,
details on using the autoselect mode.
Am29LV002
9
P R E L I M I N A R Y
Table 4. Am29LV002 Autoselect Codes (High Voltage Method)
A17 A12
to to
OE# WE# A13 A10
A8
to
A7
A5
to
A2
DQ7
to
DQ0
Description
CE#
A9
A6
A1
A0
Manufacturer ID: AMD
L
L
L
H
H
X
X
X
X
V
V
X
X
L
X
X
L
L
01h
40h
ID
ID
Device ID: Am29LV002T
(Top Boot Block)
L
L
L
L
L
L
H
H
Device ID: Am29LV002B
(Bottom Boot Block)
L
L
H
H
X
X
X
V
V
X
X
X
X
C2h
ID
ID
01h
(protected)
Sector Protection Verification
L
SA
L
H
L
00h
(unprotected)
L = Logic Low = V , H = Logic High = V , SA = Sector Address, X = Don’t care.
IL
IH
Sector Protection/Unprotection
The hardware sector protection feature disables both
program and erase operations in any sector. The hard-
ware sector unprotection feature re-enables both pro-
gram and erase operations in previously protected
sectors.
START
RESET# = V
(Note 1)
ID
Sector protection/unprotection must be implemented
using programming equipment. The procedure
Perform Erase or
Program Operations
requires a high voltage (V ) on address pin A9 and
ID
OE#. Details on this method are provided in a supple-
ment, publication number 21224. Contact an AMD rep-
resentative to request a copy.
RESET# = V
IH
The device is shipped with all sectors unprotected.
AMD offers the option of programming and protecting
sectors at its factory prior to shipping the device
through AMD’s ExpressFlash™ Service. Contact an
AMD representative for details.
Temporary Sector
Unprotect Completed
(Note 2)
It is possible to determine whether a sector is protected
or unprotected. See “Autoselect Mode” for details.
21191C-4
Notes:
1. All protected sectors unprotected.
Temporary Sector Unprotect
This feature allows temporary unprotection of previ-
ously protected sectors to change data in-system. The
Sector Unprotect mode is activated by setting the RE-
2. All previously protected sectors are protected once
again.
Figure 1. Temporary Sector Unprotect Operation
SET# pin to V . During this mode, formerly protected
ID
sectors can be programmed or erased by selecting the
sector addresses. Once V is removed from the RE-
ID
SET# pin, all the previously protected sectors are
protected again. Figure 1 shows the algorithm, and
Figure 19 shows the timing waveforms, for this feature.
10
Am29LV002
P R E L I M I N A R Y
proper signals to the control pins to prevent uninten-
Hardware Data Protection
tional writes when V is greater than V
.
CC
LKO
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Table 5 for com-
mand definitions). In addition, the following hardware
data protection measures prevent accidental erasure
or programming, which might otherwise be caused by
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or
WE# do not initiate a write cycle.
Logical Inhibit
spurious system level signals during V
and power-down transitions, or from system noise.
power-up
Write cycles are inhibited by holding any one of OE# =
CC
V , CE# = V or WE# = V . To initiate a write cycle,
IL
IH
IH
CE# and WE# must be a logical zero while OE# is a
logical one.
Low V Write Inhibit
CC
When V
is less than V
, the device does not ac-
LKO
CC
Power-Up Write Inhibit
cept any write cycles. This protects data during V
CC
power-up and power-down. The command register and
all internal program/erase circuits are disabled, and the
If WE# = CE# = V and OE# = V during power up, the
IL
IH
device does not accept commands on the rising edge
of WE#. The internal state machine is automatically
reset to reading array data on power-up.
device resets. Subsequent writes are ignored until V
CC
is greater than V
. The system must provide the
LKO
COMMAND DEFINITIONS
Writing specific address and data commands or se-
quences into the command register initiates device op-
erations. Table 5 defines the valid register command
sequences. Writing incorrect address and data val-
ues or writing them in the improper sequence resets
the device to reading array data.
See also “Requirements for Reading Array Data” in the
“Device Bus Operations” section for more information.
The Read Operations table provides the read parame-
ters, and Figure 12 shows the timing diagram.
Reset Command
Writing the reset command to the device resets the de-
vice to reading array data. Address bits are don’t care
for this command.
All addresses are latched on the falling edge of WE# or
CE#, whichever happens later. All data is latched on
the rising edge of WE# or CE#, whichever happens
first. Refer to the appropriate timing diagrams in the
“AC Characteristics” section.
The reset command may be written between the se-
quence cycles in an erase command sequence before
erasing begins. This resets the device to reading array
data. Once erasure begins, however, the device ig-
nores reset commands until the operation is complete.
Reading Array Data
The device is automatically set to reading array data
after device power-up. No commands are required to
retrieve data. The device is also ready to read array
data after completing an Embedded Program or Em-
bedded Erase algorithm.
The reset command may be written between the se-
quence cycles in a program command sequence be-
fore programming begins. This resets the device to
reading array data (also applies to programming in
Erase Suspend mode). Once programming begins,
however, the device ignores reset commands until the
operation is complete.
After the device accepts an Erase Suspend command,
the device enters the Erase Suspend mode. The sys-
tem can read array data using the standard read tim-
ings, except that if it reads at an address within erase-
suspended sectors, the device outputs status data.
After completing a programming operation in the Erase
Suspend mode, the system may once again read array
data with the same exception. See “Erase Suspend/
Erase Resume Commands” for more information on
this mode.
The reset command may be written between the se-
quence cycles in an autoselect command sequence.
Once in the autoselect mode, the reset command must
be written to return to reading array data (also applies
to autoselect during Erase Suspend).
If DQ5 goes high during a program or erase operation,
writing the reset command returns the device to read-
ing array data (also applies during Erase Suspend).
The system must issue the reset command to re-ena-
ble the device for reading array data if DQ5 goes high,
or while in the autoselect mode. See the “Reset Com-
mand” section, next.
See “AC Characteristics” for parameters, and to Figure
13 for the timing diagram.
Am29LV002
11
P R E L I M I N A R Y
Programming is allowed in any sequence and across
Autoselect Command Sequence
sector boundaries. A bit cannot be programmed
from a “0” back to a “1”. Attempting to do so may halt
the operation and set DQ5 to “1,” or cause the Data#
Polling algorithm to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0”. Only erase operations can convert a “0”
to a “1”.
The autoselect command sequence allows the host
system to access the manufacturer and devices codes,
and determine whether or not a sector is protected.
Table 5 shows the address and data requirements.
This method is an alternative to that shown in Table 4,
which is intended for PROM programmers and requires
V
on address bit A9.
ID
Figure 2 illustrates the algorithm for the program oper-
ation. See the Erase and Program Operations table in
“AC Characteristics” for parameters, and to Figure 14
for timing diagrams
The autoselect command sequence is initiated by writ-
ing two unlock cycles, followed by the autoselect com-
mand. The device then enters the autoselect mode,
and the system may read at any address any number
of times, without initiating another command sequence.
A read cycle at address XX00h retrieves the manufac-
turer code. A read cycle at address XX01h returns the
device code. A read cycle containing a sector address
(SA) and the address 02h returns 01h if that sector is
protected, or 00h if it is unprotected. Refer to Tables 2
and 3 for valid sector addresses.
START
The system must write the reset command to exit the
autoselect mode and return to reading array data.
Write Program
Command Sequence
Byte Program Command Sequence
Programming is a four-bus-cycle operation. The pro-
gram command sequence is initiated by writing two un-
lock write cycles, followed by the program set-up
command. The program address and data are written
next, which in turn initiate the Embedded Program al-
gorithm. The system is not required to provide further
controls or timings. The device automatically provides
internally generated program pulses and verify the pro-
grammed cell margin. Table 5 shows the address and
data requirements for the byte program command se-
quence.
Data Poll
from System
Embedded
Program
algorithm
in progress
Verify Data?
No
Yes
No
When the Embedded Program algorithm is complete,
the device then returns to reading array data and ad-
dresses are no longer latched. The system can deter-
mine the status of the program operation by using
DQ7, DQ6, or RY/BY#. See “Write Operation Status”
for information on these status bits.
Increment Address
Last Address?
Yes
Programming
Completed
Any commands written to the device during the Em-
bedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program-
ming operation. The Byte Program command se-
quence should be reinitiated once the device has reset
to reading array data, to ensure data integrity.
Note: See Table 5 for program command sequence.
Figure 2. Program Operation
12
Am29LV002
P R E L I M I N A R Y
ensure all commands are accepted. The interrupts can
Chip Erase Command Sequence
be re-enabled after the last Sector Erase command is
written. If the time between additional sector erase
commands can be assumed to be less than 50 µs, the
system need not monitor DQ3. Any command other
than Sector Erase or Erase Suspend during the
time-out period resets the device to reading array
data. The system must rewrite the command sequence
and any additional sector addresses and commands.
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. Table 5 shows
the address and data requirements for the chip erase
command sequence.
The system can monitor DQ3 to determine if the sector
erase timer has timed out. (See the “DQ3: Sector
Erase Timer” section.) The time-out begins from the ris-
ing edge of the final WE# pulse in the command se-
quence.
Any commands written to the chip during the Embed-
ded Erase algorithm are ignored. Note that a hardware
reset during the chip erase operation immediately ter-
minates the operation. The Chip Erase command se-
quence should be reinitiated once the device has
returned to reading array data, to ensure data integrity.
Once the sector erase operation has begun, only the
Erase Suspend command is valid. All other commands
are ignored. Note that a hardware reset during the
sector erase operation immediately terminates the op-
eration. The Sector Erase command sequence should
be reinitiated once the device has returned to reading
array data, to ensure data integrity.
The system can determine the status of the erase op-
eration by using DQ7, DQ6, DQ2, or RY/BY#. See
“Write Operation Status” for information on these sta-
tus bits. When the Embedded Erase algorithm is com-
plete, the device returns to reading array data and
addresses are no longer latched.
When the Embedded Erase algorithm is complete, the
device returns to reading array data and addresses are
no longer latched. The system can determine the sta-
tus of the erase operation by using DQ7, DQ6, DQ2, or
RY/BY#. (Refer to “Write Operation Status” for informa-
tion on these status bits.)
Figure 3 illustrates the algorithm for the erase opera-
tion. See the Read Operations tables in “AC Character-
istics” for parameters, and to Figure 15 for timing
diagrams.
Figure 3 illustrates the algorithm for the erase opera-
tion. Refer to the Read Operations tables in the “AC
Characteristics” section for parameters, and to Figure
15 for timing diagrams.
Sector Erase Command Sequence
Erase Suspend/Erase Resume Commands
Sector erase is a six bus cycle operation. The sector
erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two ad-
ditional unlock write cycles are then followed by the ad-
dress of the sector to be erased, and the sector erase
command. Table 5 shows the address and data re-
quirements for the sector erase command sequence.
The Erase Suspend command allows the system to in-
terrupt a sector erase operation and then read data
from, or program data to, any sector not selected for
erasure. This command is valid only during the sector
erase operation, including the time-out period 50 µs
during the sector erase command sequence. The
Erase Suspend command is ignored if written during
the chip erase operation or Embedded Program algo-
rithm. Writing the Erase Suspend command during the
Sector Erase time-out immediately terminates the
time-out period and suspends the erase operation. Ad-
dresses are “don’t-cares” when writing the Erase Sus-
pend command.
The device does not require the system to preprogram
the memory prior to erase. The Embedded Erase algo-
rithm automatically programs and verifies the sector for
an all zero data pattern prior to electrical erase. The
system is not required to provide any controls or tim-
ings during these operations.
After the command sequence is written, a sector erase
time-out of 50 µs begins. During the time-out period,
additional sector addresses and sector erase com-
mands may be written. Loading the sector erase buffer
may be done in any sequence, and the number of sec-
tors may be from one sector to all sectors. The time be-
tween these additional cycles must be less than 50 µs,
otherwise the last address and command might not be
accepted, and erasure may begin. It is recommended
that processor interrupts be disabled during this time to
When the Erase Suspend command is written during a
sector erase operation, the device requires a maximum
of 20 µs to suspend the erase operation. However,
when the Erase Suspend command is written during
the sector erase time-out, the device immediately ter-
minates the time-out period and suspends the erase
operation.
After the erase operation has been suspended, the
system can read array data from or program data to
Am29LV002
13
P R E L I M I N A R Y
any sector not selected for erasure. (The device “erase
suspends” all sectors selected for erasure.) Normal
read and write timings and command definitions apply.
Reading at any address within erase-suspended sec-
tors produces status data on DQ7–DQ0. The system
can use DQ7, or DQ6 and DQ2 together, to determine
if a sector is actively erasing or is erase-suspended.
See “Write Operation Status” for information on these
status bits.
START
Write Erase
Command Sequence
After an erase-suspended program operation is com-
plete, the system can once again read array data within
non-suspended sectors. The system can determine the
status of the program operation using the DQ7 or DQ6
status bits, just as in the standard program operation.
See “Write Operation Status” for more information.
Data Poll
from System
Embedded
Erase
algorithm
in progress
The system may also write the autoselect command
sequence when the device is in the Erase Suspend
mode. The device allows reading autoselect codes
even at addresses within erasing sectors, since the
codes are not stored in the memory array. When the
device exits the autoselect mode, the device reverts to
the Erase Suspend mode, and is ready for another
valid operation. See “Autoselect Command Sequence”
for more information.
No
Data = FFh?
Yes
Erasure Completed
21191C-5
The system must write the Erase Resume command
(address bits are “don’t care”) to exit the erase suspend
mode and continue the sector erase operation. Further
writes of the Resume command are ignored. Another
Erase Suspend command can be written after the de-
vice has resumed erasing.
Notes:
1. See Table 5 for erase command sequence.
2. See “DQ3: Sector Erase Timer” for more information.
Figure 3. Erase Operation
14
Am29LV002
P R E L I M I N A R Y
Table 5. Am29LV002 Command Definitions
Bus Cycles (Notes 2–4)
Command Sequence
(Note 1)
First
Second
Third
Fourth
Fifth
Sixth
Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data
Read (Note 5)
Reset (Note 6)
Manufacturer ID
1
1
4
RA
XXX
555
RD
F0
AA
2AA
2AA
55
55
555
555
90
90
X00
X01
01
40
Device ID,
Top Boot Block
4
555
AA
Device ID,
Bottom Boot Block
C2
00
01
Sector Protect
Verify (Note 8)
SA
X02
4
555
AA
2AA
55
555
90
Byte Program
4
6
6
1
1
555
555
555
XXX
XXX
AA
AA
AA
B0
30
2AA
2AA
2AA
55
55
55
555
555
555
A0
80
80
PA
555
555
PD
AA
AA
Chip Erase
2AA
2AA
55
55
555
SA
10
30
Sector Erase
Erase Suspend (Note 9)
Erase Resume (Note 10)
Legend:
X = Don’t care
PD = Data to be programmed at location PA. Data is latched
on the rising edge of WE# or CE# pulse.
RA = Address of the memory location to be read.
SA = Address of the sector to be erased or verified. Address
bits A17–A13 uniquely select any sector.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed.
Addresses are latched on the falling edge of the WE# or CE#
pulse.
Notes:
1. See Table 1 for descriptions of bus operations.
8. The data is 00h for an unprotected sector and 01h for a
protected sector.
2. All values are in hexadecimal.
9. The system may read and program functions in non-
erasing sectors, or enter the autoselect mode, when in the
Erase Suspend mode. The Erase Suspend command is
valid only during a sector erase operation.
3. Except when reading array or autoselect data, all bus
cycles are write operations.
4. Address bits A17–A11 are don’t care for unlock and
command cycles, except when PA or SA is required.
10. The Erase Resume command is valid only during the
Erase Suspend mode.
5. No unlock or command cycles required when device is in
read mode.
6. The Reset command is required to return to the read
mode when the device is in the autoselect mode or if DQ5
goes high.
7. The fourth cycle of the autoselect command sequence is
a read cycle.
Am29LV002
15
P R E L I M I N A R Y
WRITE OPERATION STATUS
The device provides several bits to determine the sta-
tus of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7,
and RY/BY#. Table 6 and the following subsections de-
scribe the functions of these bits. DQ7, RY/BY#, and
DQ6 each offer a method for determining whether a
program or erase operation is complete or in progress.
These three bits are discussed first.
Table 6 shows the outputs for Data# Polling on DQ7.
Figure 4 shows the Data# Polling algorithm.
START
DQ7: Data# Polling
The Data# Polling bit, DQ7, indicates to the host sys-
tem whether an Embedded Algorithm is in progress or
completed, or whether the device is in Erase Suspend.
Data# Polling is valid after the rising edge of the final
WE# pulse in the program or erase command se-
quence.
Read DQ7–DQ0
Addr = VA
Yes
DQ7 = Data?
During the Embedded Program algorithm, the device
outputs on DQ7 the complement of the datum pro-
grammed to DQ7. This DQ7 status also applies to pro-
gramming during Erase Suspend. When the
Embedded Program algorithm is complete, the device
outputs the datum programmed to DQ7. The system
must provide the program address to read valid status
information on DQ7. If a program address falls within a
protected sector, Data# Polling on DQ7 is active for ap-
proximately 1 µs, then the device returns to reading
array data.
No
No
DQ5 = 1?
Yes
Read DQ7–DQ0
Addr = VA
During the Embedded Erase algorithm, Data# Polling
produces a “0” on DQ7. When the Embedded Erase al-
gorithm is complete, or if the device enters the Erase
Suspend mode, Data# Polling produces a “1” on DQ7.
This is analogous to the complement/true datum output
described for the Embedded Program algorithm: the
erase function changes all the bits in a sector to “1”;
prior to this, the device outputs the “complement,” or
“0.” The system must provide an address within any of
the sectors selected for erasure to read valid status in-
formation on DQ7.
Yes
DQ7 = Data?
No
PASS
FAIL
After an erase command sequence is written, if all sec-
tors selected for erasing are protected, Data# Polling
on DQ7 is active for approximately 100 µs, then the de-
vice returns to reading array data. If not all selected
sectors are protected, the Embedded Erase algorithm
erases the unprotected sectors, and ignores the se-
lected sectors that are protected.
Notes:
1. VA = Valid address for programming. During a sector
erase operation, a valid address is an address within any
sector selected for erasure. During chip erase, a valid
address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = “1” because
When the system detects DQ7 has changed from the
complement to true data, it can read valid data at DQ7–
DQ0 on the following read cycles. This is because DQ7
may change asynchronously with DQ0–DQ6 while
Output Enable (OE#) is asserted low. Figure 16, Data#
Polling Timings (During Embedded Algorithms), in the
“AC Characteristics” section illustrates this.
DQ7 may change simultaneously with DQ5.
21191C-6
Figure 4. Data# Polling Algorithm
16
Am29LV002
P R E L I M I N A R Y
Table 6 shows the outputs for Toggle Bit I on DQ6. Fig-
RY/BY#: Ready/Busy#
ure 5 shows the toggle bit algorithm in flowchart form,
and the section “Reading Toggle Bits DQ6/DQ2” ex-
plains the algorithm. Figure 17 in the “AC Characteris-
tics” section shows the toggle bit timing diagrams.
Figure 18 shows the differences between DQ2 and
DQ6 in graphical form. See also the subsection on
“DQ2: Toggle Bit II”.
The RY/BY# is a dedicated, open-drain output pin that
indicates whether an Embedded Algorithm is in
progress or complete. The RY/BY# status is valid after
the rising edge of the final WE# pulse in the command
sequence. Since RY/BY# is an open-drain output, sev-
eral RY/BY# pins can be tied together in parallel with a
pull-up resistor to V . (The RY/BY# pin is not availa-
CC
ble on the 44-pin SO package.)
DQ2: Toggle Bit II
If the output is low (Busy), the device is actively erasing
or programming. (This includes programming in the
Erase Suspend mode.) If the output is high (Ready),
the device is ready to read array data (including during
the Erase Suspend mode), or is in the standby mode.
The “Toggle Bit II” on DQ2, when used with DQ6, indi-
cates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
Table 6 shows the outputs for RY/BY#. Figures 12, 13,
14 and 15 shows RY/BY# for read, reset, program, and
erase operations, respectively.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for eras-
ure. (The system may use either OE# or CE# to control
the read cycles.) But DQ2 cannot distinguish whether
the sector is actively erasing or is erase-suspended.
DQ6, by comparison, indicates whether the device is
actively erasing, or is in Erase Suspend, but cannot
distinguish which sectors are selected for erasure.
Thus, both status bits are required for sector and mode
information. Refer to Table 6 to compare outputs for
DQ2 and DQ6.
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete,
or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is
valid after the rising edge of the final WE# pulse in the
command sequence (prior to the program or erase op-
eration), and during the sector erase time-out.
During an Embedded Program or Erase algorithm op-
eration, successive read cycles to any address cause
DQ6 to toggle (The system may use either OE# or CE#
to control the read cycles). When the operation is com-
plete, DQ6 stops toggling.
Figure 5 shows the toggle bit algorithm in flowchart
form, and the section “Reading Toggle Bits DQ6/DQ2”
explains the algorithm. See also the “DQ6: Toggle Bit I”
subsection. Figure 17 shows the toggle bit timing dia-
gram. Figure 18 shows the differences between DQ2
and DQ6 in graphical form.
After an erase command sequence is written, if all sec-
tors selected for erasing are protected, DQ6 toggles for
approximately 100 µs, then returns to reading array
data. If not all selected sectors are protected, the Em-
bedded Erase algorithm erases the unprotected sec-
tors, and ignores the selected sectors that are
protected.
Reading Toggle Bits DQ6/DQ2
Refer to Figure 5 for the following discussion. When-
ever the system initially begins reading toggle bit sta-
tus, it must read DQ7–DQ0 at least twice in a row to
determine whether a toggle bit is toggling. Typically, the
system would note and store the value of the toggle bit
after the first read. After the second read, the system
would compare the new value of the toggle bit with the
first. If the toggle bit is not toggling, the device has com-
pleted the program or erase operation. The system can
read array data on DQ7–DQ0 on the following read cy-
cle.
The system can use DQ6 and DQ2 together to deter-
mine whether a sector is actively erasing or is erase-
suspended. When the device is actively erasing (that
is, the Embedded Erase algorithm is in progress), DQ6
toggles. When the device enters the Erase Suspend
mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing
or erase-suspended. Alternatively, the system can use
DQ7 (see the subsection on “DQ7: Data# Polling”).
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the sys-
tem also should note whether the value of DQ5 is high
(see the section on DQ5). If it is, the system should
then determine again whether the toggle bit is toggling,
since the toggle bit may have stopped toggling just as
DQ5 went high. If the toggle bit is no longer toggling,
the device has successfully completed the program or
erase operation. If it is still toggling, the device did not
completed the operation successfully, and the system
If a program address falls within a protected sector,
DQ6 toggles for approximately 1 µs after the program
command sequence is written, then returns to reading
array data.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded Pro-
gram algorithm is complete.
Am29LV002
17
P R E L I M I N A R Y
must write the reset command to return to reading
array data.
START
The remaining scenario is that the system initially de-
termines that the toggle bit is toggling and DQ5 has not
gone high. The system may continue to monitor the
toggle bit and DQ5 through successive read cycles, de-
termining the status as described in the previous para-
graph. Alternatively, it may choose to perform other
system tasks. In this case, the system must start at the
beginning of the algorithm when it returns to determine
the status of the operation (top of Figure 5).
Read DQ7–DQ0
(Note 1)
Read DQ7–DQ0
Table 6 shows the outputs for Toggle Bit I on DQ6. Fig-
ure 5 shows the toggle bit algorithm. Figure 17 in the
“AC Characteristics” section shows the toggle bit timing
diagrams. Figure 18 shows the differences between
DQ2 and DQ6 in graphical form. See also the subsec-
tion on “DQ2: Toggle Bit II”.
No
Toggle Bit
= Toggle?
Yes
DQ5: Exceeded Timing Limits
No
DQ5 = 1?
Yes
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions DQ5 produces a “1.” This is a failure
condition that indicates the program or erase cycle was
not successfully completed.
(Notes
1, 2)
Read DQ7–DQ0
Twice
The DQ5 failure condition may appear if the system
tries to program a “1” to a location that is previously
programmed to “0.” Only an erase operation can
change a “0” back to a “1.” Under this condition, the
device halts the operation, and when the operation has
exceeded the timing limits, DQ5 produces a “1.”
Toggle Bit
= Toggle?
No
Under both these conditions, the system must issue
the reset command to return the device to reading
array data.
Yes
Program/Erase
Operation Not
Complete, Write
Reset Command
Program/Erase
Operation Complete
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not an
erase operation has begun. (The sector erase timer
does not apply to the chip erase command.) If addi-
tional sectors are selected for erasure, the entire time-
out also applies after each additional sector erase com-
mand. When the time-out is complete, DQ3 switches
from “0” to “1.” The system may ignore DQ3 if the sys-
tem can guarantee that the time between additional
sector erase commands will always be less than 50
µs. See also the “Sector Erase Command Sequence”
section.
Notes:
1. Read toggle bit twice to determine whether or not it is
toggling. See text.
2. Recheck toggle bit because it may stop toggling as DQ5
changes to “1”. See text.
21191C-7
Figure 5. Toggle Bit Algorithm
are ignored until the erase operation is complete. If
DQ3 is “0”, the device will accept additional sector
erase commands. To ensure the command has been
accepted, the system software should check the status
of DQ3 prior to and following each subsequent sector
erase command. If DQ3 is high on the second status
check, the last command might not have been ac-
cepted. Table 6 shows the outputs for DQ3.
After the sector erase command sequence is written,
the system should read the status on DQ7 (Data# Poll-
ing) or DQ6 (Toggle Bit I) to ensure the device has ac-
cepted the command sequence, and then read DQ3. If
DQ3 is “1”, the internally controlled erase cycle has be-
gun; all further commands (other than Erase Suspend)
18
Am29LV002
P R E L I M I N A R Y
Table 6. Write Operation Status
DQ7
DQ5
DQ2
Operation
(Note 2)
DQ6
(Note 1)
DQ3
N/A
1
(Note 2)
RY/BY#
Embedded Program Algorithm
Embedded Erase Algorithm
DQ7#
0
Toggle
Toggle
0
0
No toggle
Toggle
0
0
Standard
Mode
Reading within Erase
Suspended Sector
1
No toggle
0
N/A
Toggle
1
Erase
Suspend Reading within Non-Erase
Data
Data
Data
0
Data
N/A
Data
N/A
1
0
Mode
Suspended Sector
Erase-Suspend-Program
DQ7#
Toggle
Notes:
1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.
See “DQ5: Exceeded Timing Limits” for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
Am29LV002
19
P R E L I M I N A R Y
ABSOLUTE MAXIMUM RATINGS
Storage Temperature
Plastic Packages . . . . . . . . . . . . . . . –65°C to +150°C
20 ns
20 ns
Ambient Temperature
with Power Applied . . . . . . . . . . . . . –55°C to +125°C
+0.8 V
Voltage with Respect to Ground
–0.5 V
–2.0 V
V
(Note 1) . . . . . . . . . . . . . . . .–0.5 V to +4.0 V
CC
A9, OE#, and
RESET# (Note 2). . . . . . . . . . . .–0.5 V to +13.0 V
20 ns
All other pins (Note 1) . . . . . –0.5 V to V +0.5 V
CC
Output Short Circuit Current (Note 3) . . . . . . 200 mA
21191C-8
Notes:
1. Minimum DC voltage on input or I/O pins is –0.5 V. During
voltage transitions, input or I/O pins may undershoot V
to –2.0 V for periods of up to 20 ns. See Figure 6.
Figure 6. Maximum Negative Overshoot
Waveform
SS
Maximum DC voltage on input or I/O pins is V +0.5 V.
CC
During voltage transitions, input or I/O pins may overshoot
to V +2.0 V for periods up to 20 ns. See Figure 7.
CC
2. Minimum DC input voltage on pins A9, OE#, and RESET#
is –0.5 V. During voltage transitions, A9, OE#, and
20 ns
RESET# may undershoot V to –2.0 V for periods of up
SS
V
CC
to 20 ns. See Figure 6. Maximum DC input voltage on pin
A9 is +12.5 V which may overshoot to 14.0 V for periods
up to 20 ns.
+2.0 V
V
CC
+0.5 V
3. No more than one output may be shorted to ground at a
time. Duration of the short circuit should not be greater
than one second.
2.0 V
20 ns
20 ns
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. This is
a stress rating only; functional operation of the device at
these or any other conditions above those indicated in the
operational sections of this data sheet is not implied.
Exposure of the device to absolute maximum rating
conditions for extended periods may affect device reliability.
21191C-9
Figure 7. Maximum Positive Overshoot
Waveform
OPERATING RANGES
Commercial (C) Devices
Ambient Temperature (T ) . . . . . . . . . . . 0°C to +70°C
A
Industrial (I) Devices
Ambient Temperature (T ) . . . . . . . . . –40°C to +85°C
A
Extended (E) Devices
Ambient Temperature (T ) . . . . . . . . –55°C to +125°C
A
V
V
V
Supply Voltages
CC
CC
CC
for regulated voltage range. . . . . .+3.0 V to 3.6 V
for full voltage range. . . . . . . . . . .+2.7 V to 3.6 V
Operating ranges define those limits between which the func-
tionality of the device is guaranteed.
20
Am29LV002
P R E L I M I N A R Y
DC CHARACTERISTICS
CMOS Compatible
Parameter
Parameter Description
Test Conditions
= V to V
Min
Typ
Max
±1.0
35
Unit
µA
V
V
,
CC
IN
SS
I
Input Load Current
LI
= V
CC
CC max
I
A9 Input Load Current
Output Leakage Current
V
= V
; A9 = 12.5 V
µA
LIT
CC
CC max
V
V
= V to V
CC
,
OUT
SS
I
±1.0
µA
LO
= V
CC
CC max
5 MHz
1 MHz
10
2
16
4
mA
mA
V
Active Read Current
V
= V
;
CC
CC
CC max
I
CC1
(Note 1)
CE# = V OE#
V
V
IL,
=
=
IH
V
Active Write Current
V
= V
;
CC
CC
CC max
I
I
I
I
20
0.2
0.2
0.2
30
5
mA
µA
µA
µA
CC2
CC3
CC4
CC5
(Notes 2, 4)
CE# = V OE#
IL,
IH
V
= V
;
CC
CC max
V
V
Standby Current
CC
CE#, RESET# = V ±0.3 V
CC
Standby Current During
V
= V
;
CC
CC
CC max
5
Reset
RESET# = V ± 0.3 V
SS
V
V
= V
; V = V ± 0.3 V;
CC max IH CC
CC
Automatic Sleep Mode (Note 3)
5
= V ± 0.3 V
IL
SS
V
Input Low Voltage
Input High Voltage
–0.5
0.8
V
V
IL
V
0.7 x V
V
+ 0.3
IH
CC
CC
Voltage for Autoselect and
Temporary Sector Unprotect
V
V
= 3.3 V
11.5
12.5
0.45
V
ID
CC
V
Output Low Voltage
I
I
I
= 4.0 mA, V = V
V
V
OL
OL
OH
OH
CC
CC min
V
= –2.0 mA, V = V
0.85 V
OH1
OH2
CC
CC min
CC min
CC
Output High Voltage
V
= –100 µA, V = V
V
–0.4
CC
CC
Low V Lock-Out Voltage (Note
4)
CC
V
2.3
2.5
V
LKO
Notes:
1. The I current listed is typically less than 2 mA/MHz, with OE# at V . Typical V is 3.0 V.
CC
IH
CC
2. I active while Embedded Erase or Embedded Program is in progress.
CC
3. Automatic sleep mode enables the low power mode when addresses remain stable for t
4. Not 100% tested.
+ 30 ns.
ACC
Am29LV002
21
P R E L I M I N A R Y
DC CHARACTERISTICS (Continued)
Zero-Power Flash
25
20
15
10
5
0
0
500
1000
1500
2000
2500
3000
3500
4000
Time in ns
Note: Addresses are switching at 1 MHz
21191C-10
Figure 8.
I
Current vs. Time (Showing Active and Automatic Sleep Currents)
CC1
15
10
5
0
1
2
3
4
5
Frequency in MHz
Note: T = 25 °C
21191C-11
Figure 9. Typical I
vs. Frequency
CC1
22
Am29LV002
P R E L I M I N A R Y
TEST CONDITIONS
Table 7. Test Specifications
3.3 V
-90R,
-100
-120,
-150
Test Condition
Unit
2.7 kΩ
Device
Under
Test
Output Load
1 TTL gate
Output Load Capacitance, C
(including jig capacitance)
L
30
100
pF
C
L
6.2 kΩ
Input Rise and Fall Times
Input Pulse Levels
5
0.0–3.0
ns
V
Input timing measurement
reference levels
1.5
1.5
V
V
Note: Diodes are IN3064 or equivalent
Output timing measurement
reference levels
21191C-12
Figure 10. Test Setup
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
OUTPUTS
Steady
Changing from H to L
Changing from L to H
Don’t Care, Any Change Permitted
Does Not Apply
Changing, State Unknown
Center Line is High Impedance State (High Z)
KS000010-PAL
3.0 V
0.0 V
1.5 V
1.5 V
Input
Measurement Level
Output
21191C-13
Figure 11. Input Waveforms and Measurement Levels
Am29LV002
23
P R E L I M I N A R Y
AC CHARACTERISTICS
Read Operations
Parameter
Speed Option
JEDEC
Std
Description
Test Setup
Min
-90R -100 -120 -150 Unit
t
t
Read Cycle Time (Note 1)
Address to Output Delay
90
90
100
100
120
120
150
150
ns
ns
AVAV
RC
CE# = V
IL
t
t
Max
AVQV
ACC
OE# = V
IL
t
t
Chip Enable to Output Delay
OE# = V
Max
Max
Max
Max
Min
90
40
30
30
100
40
120
50
150
55
ns
ns
ns
ns
ns
ELQV
GLQV
EHQZ
GHQZ
CE
IL
t
t
t
Output Enable to Output Delay
OE
t
t
Chip Enable to Output High Z (Note 1)
Output Enable to Output High Z (Note 1)
30
30
40
DF
t
30
30
40
DF
Read
0
Output Enable
t
OEH
Toggle and
Data# Polling
Hold Time (Note 1)
Min
Min
10
ns
ns
Output Hold Time From Addresses, CE# or
OE#, Whichever Occurs First (Note 1)
t
t
0
AXQX
OH
Notes:
1. Not 100% tested.
2. See Figure 10 and Table 7 for test specifications.
tRC
Addresses Stable
tACC
Addresses
CE#
tDF
tOE
OE#
tOEH
WE#
tCE
tOH
HIGH Z
HIGH Z
Output Valid
Outputs
RESET#
RY/BY#
0 V
21191C-14
Figure 12. Read Operations Timings
24
Am29LV002
P R E L I M I N A R Y
AC CHARACTERISTICS
Hardware Reset (RESET#)
Parameter
JEDEC
Std. Description
Test Setup
All Speed Options
Unit
RESET# Pin Low (During Embedded
Algorithms) to Read or Write (See Note)
t
Max
20
µs
READY
RESET# Pin Low (NOT During Embedded
Algorithms) to Read or Write (See Note)
t
Max
500
ns
READY
t
RESET# Pulse Width
Min
Min
Min
500
50
0
ns
ns
ns
RP
t
RESET# High Time Before Read (See Note)
RY/BY# Recovery Time
RH
t
RB
Note: Not 100% tested.
RY/BY#
CE#, OE#
RESET#
tRH
tRP
tReady
Reset Timings NOT during Embedded Algorithms
Reset Timings during Embedded Algorithms
tReady
RY/BY#
tRB
CE#, OE#
RESET#
tRP
21191C-15
Figure 13. RESET# Timings
Am29LV002
25
P R E L I M I N A R Y
AC CHARACTERISTICS
Erase and Program Operations
Parameter
JEDEC
Std
Description
-90R
-100
-120
-150
Unit
ns
t
t
Write Cycle Time (Note 1)
Address Setup Time
Address Hold Time
Min
Min
Min
Min
Min
Min
90
100
120
150
AVAV
WC
t
t
0
ns
AVWL
WLAX
AS
AH
DS
DH
t
t
50
50
50
50
50
50
65
65
ns
t
t
Data Setup Time
ns
DVWH
WHDX
t
t
Data Hold Time
0
0
ns
t
Output Enable Setup Time (Note 1)
ns
OES
Read Recovery Time Before Write
(OE# High to WE# Low)
t
t
Min
0
ns
GHWL
GHWL
t
t
CE# Setup Time
Min
Min
Min
Min
Typ
Typ
Min
Min
Min
0
0
ns
ns
ns
ns
µs
sec
µs
ns
ns
ELWL
WHEH
WLWH
WHWL
CS
CH
WP
t
t
t
CE# Hold Time
t
Write Pulse Width
50
30
50
30
50
30
65
35
t
t
Write Pulse Width High
Programming Operation (Note 2)
Sector Erase Operation (Note 2)
WPH
t
t
9
1
WHWH1
WHWH2
WHWH1
WHWH2
t
t
t
V
Setup Time (Note 1)
CC
50
0
VCS
t
Recovery Time from RY/BY#
RB
t
Program/Erase Valid to RY/BY# Delay
90
BUSY
Notes:
1. Not 100% tested.
2. See the Erase and Programming Performance table for more information.
26
Am29LV002
P R E L I M I N A R Y
AC CHARACTERISTICS
Program Command Sequence (last two cycles)
Read Status Data (last two cycles)
tAS
tWC
Addresses
555h
PA
PA
PA
tAH
CE#
OE#
tCH
tGHWL
tWHWH1
tWP
WE#
Data
tWPH
tCS
tDS
tDH
PD
DOUT
A0h
Status
tBUSY
tRB
RY/BY#
VCC
tVCS
21191C-16
Notes:
1. PA = program address, PD = program data, D
is the true data at the program address.
OUT
Figure 14. Program Operation Timings
Erase Command Sequence (last two cycles)
Read Status Data
VA
tAS
SA
tWC
VA
Addresses
CE#
2AAh
555h for chip erase
tAH
tGHWL
tCH
OE#
tWP
WE#
tWPH
tWHWH2
tCS
tDS
tDH
In
Data
Complete
55h
30h
Progress
10 for Chip Erase
tBUSY
tRB
RY/BY#
VCC
tVCS
21191C-17
Notes:
1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see “Write Operation Status”).
Figure 15. Chip/Sector Erase Operation Timings
Am29LV002
27
P R E L I M I N A R Y
AC CHARACTERISTICS
tRC
VA
Addresses
VA
VA
tACC
tCE
CE#
tCH
tOE
OE#
WE#
tOEH
tDF
tOH
Complement
High Z
High Z
DQ7
Valid Data
Complement
Status Data
True
DQ0–DQ6
Valid Data
Status Data
True
tBUSY
RY/BY#
Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data
read cycle.
21191C-18
Figure 16. Data# Polling Timings (During Embedded Algorithms)
tRC
Addresses
CE#
VA
tACC
tCE
VA
VA
VA
tCH
tOE
OE#
WE#
tOEH
tDF
tOH
High Z
DQ6/DQ2
RY/BY#
Valid Status
(first read)
Valid Status
Valid Status
Valid Data
(second read)
(stops toggling)
tBUSY
Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read
cycle, and array data read cycle.
21191C-19
Figure 17. Toggle Bit Timings (During Embedded Algorithms)
28
Am29LV002
P R E L I M I N A R Y
AC CHARACTERISTICS
Enter
Embedded
Erasing
Erase
Suspend
Enter Erase
Suspend Program
Erase
Resume
Erase
Erase Suspend
Read
Erase
Suspend
Program
Erase
Complete
WE#
Erase
Erase Suspend
Read
DQ6
DQ2
Note: The system can use OE# or CE# to toggle DQ2/DQ6. DQ2 toggles only when read at an address within an
erase-suspended sector.
21191C-20
Figure 18. DQ2 vs. DQ6
Temporary Sector Unprotect
Parameter
JEDEC
Std.
Description
Rise and Fall Time (See Note)
All Speed Options
Unit
t
V
Min
Min
500
ns
VIDR
ID
RESET# Setup Time for Temporary Sector
Unprotect
t
4
µs
RSP
Note: Not 100% tested.
12 V
RESET#
0 or 3 V
0 or 3 V
tVIDR
tVIDR
Program or Erase Command Sequence
CE#
WE#
tRSP
RY/BY#
21191C-21
Figure 19. Temporary Sector Unprotect Timing Diagram
Am29LV002
29
P R E L I M I N A R Y
AC CHARACTERISTICS
Erase and Program Operations
Alternate CE# Controlled Writes
Parameter
JEDEC
Std
Description
-90R
-100
-120
-150
Unit
ns
t
t
t
Write Cycle Time (Note 1)
Address Setup Time
Address Hold Time
Data Setup Time
Min
Min
Min
Min
Min
Min
90
100
120
150
AVAV
AVEL
ELAX
WC
t
0
ns
AS
AH
DS
DH
t
t
50
50
50
50
50
50
65
65
ns
t
t
t
ns
DVEH
EHDX
t
Data Hold Time
0
0
ns
t
Output Enable Setup Time
ns
OES
Read Recovery Time Before Write
(OE# High to WE# Low)
t
t
t
Min
0
ns
GHEL
WLEL
GHEL
t
t
WE# Setup Time
Min
Min
Min
Min
Typ
Typ
0
0
ns
ns
WS
t
WE# Hold Time
EHWH
WH
t
t
CE# Pulse Width
50
30
50
30
50
30
65
35
ns
ELEH
CP
t
t
CE# Pulse Width High
Programming Operation (Note 2)
Sector Erase Operation (Note 2)
ns
EHEL
CPH
t
t
9
µs
WHWH1
WHWH2
WHWH1
WHWH2
t
t
1
sec
Notes:
1. Not 100% tested.
2. See the Erase and Programming Performance table for more information.
30
Am29LV002
P R E L I M I N A R Y
AC CHARACTERISTICS
555 for program
PA for program
2AA for erase
SA for sector erase
555 for chip erase
Data# Polling
Addresses
PA
tWC
tWH
tAS
tAH
WE#
OE#
tGHEL
tWHWH1 or 2
tCP
CE#
Data
tWS
tCPH
tDS
tBUSY
tDH
DQ7#
DOUT
tRH
A0 for program
55 for erase
PD for program
30 for sector erase
10 for chip erase
RESET#
RY/BY#
Note: PA = program address, PD = program data, DQ7# = complement of the data written to the device, D
the device. Figure indicates the last two bus cycles of the command sequence
= data written to
21191C-22
OUT
Figure 20. Alternate CE# Controlled Write Operation Timings
Am29LV002
31
P R E L I M I N A R Y
ERASE AND PROGRAMMING PERFORMANCE
Parameter
Typ (Note 1)
Max (Note 2)
Unit
s
Comments
Sector Erase Time
0.7
2.8
9
15
Excludes 00h programming
prior to erasure (Note 4)
Chip Erase Time
s
Byte Programming Time
Chip Programming Time (Note 3)
300
µs
s
Excludes system level
overhead (Note 5)
2.3
6.8
Notes:
1. Typical program and erase times assume the following conditions: 25°C, 3.0 V V , 1,000,000 cycles. Additionally,
CC
programming typicals assume checkerboard pattern.
2. Under worst case conditions of 90°C, V = 2.7 V, 100,000 cycles.
CC
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle sequence for the program command. See Table 5
for further information on command definitions.
6. The device has a typical erase and program cycle endurance of 100,000 cycles per sector. 100,000 cycles are guaranteed.
LATCHUP CHARACTERISTICS
Min
Max
Input voltage with respect to V on all pins except I/O pins
(including A9, OE#, and RESET#)
SS
–1.0 V
13.0 V
Input voltage with respect to V on all I/O pins
–1.0 V
V
+ 1.0 V
SS
CC
V
Current
–100 mA
+100 mA
CC
Includes all pins except V . Test conditions: V = 3.0 V, one pin at a time.
CC
CC
TSOP PIN CAPACITANCE
Parameter
Symbol
Parameter Description
Input Capacitance
Test Setup
Typ
6
Max
7.5
12
Unit
pF
C
V
= 0
IN
IN
C
Output Capacitance
Control Pin Capacitance
V
= 0
OUT
8.5
7.5
pF
OUT
C
V
= 0
9
pF
IN2
IN
Notes:
1. Sampled, not 100% tested.
2. Test conditions T = 25°C, f = 1.0 MHz.
A
32
Am29LV002
P R E L I M I N A R Y
PHYSICAL DIMENSIONS*
TS 040—40-Pin (measured in millimeters)
0.95
1.05
Pin 1 I.D.
1
40
9.90
10.10
0.50 BSC
21
20
0.05
0.15
18.30
18.50
19.80
20.20
0.08
0.20
1.20
MAX
0.10
0.21
0
5
0.50
0.70
16-038-TSOP-1_AE
TS 040
2-27-97 lv
* For reference only. BSC is an ANSI standard for Basic Space Centering.
TSR040—40-Pin (measured in millimeters)
0.95
1.05
Pin 1 I.D.
1
40
9.90
10.10
0.50 BSC
21
20
0.05
0.15
18.30
18.50
19.80
20.20
0.08
0.20
0.10
0.21
1.20
MAX
0
5
0.50
0.70
16-038-TSOP-1_AE
TSR040
2-27-97 lv
Am29LV002
33
P R E L I M I N A R Y
REVISION SUMMARY FOR AM29LV002
Revision C+1
Revision C+2
Global
AC Characteristics
Erase/Program Operations; Erase and Program Oper-
ations Alternate CE# Controlled Writes: Corrected the
Revised formatting to be consistent with other current
3.0 volt-only data sheets.
notes reference for t
and t
. These param-
WHWH1
WHWH2
Absolute Maximum Ratings
eters are 100% tested. Corrected the note reference
for t . This parameter is not 100% tested.
The voltage with respect to ground for V
+4.0 V.
should be
CC
VCS
Temporary Sector Unprotect Table
Added note reference for t
100% tested.
. This parameter is not
VIDR
Trademarks
Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved.
AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.
ExpressFlash is a trademark of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
34
Am29LV002
相关型号：
©2020 ICPDF网 联系我们和版权申明