S71NS128JA0BAW32 [SPANSION]

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE COMPLIANT, FBGA-48;
S71NS128JA0BAW32
型号: S71NS128JA0BAW32
厂家: SPANSION    SPANSION
描述:

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE COMPLIANT, FBGA-48

文件: 总23页 (文件大小:525K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
S71NS128JA0/S71NS064JA0  
Stacked Multi-Chip Product (MCP)  
128 Megabit (8 M x 16-Bit) and 64 Megabit (4 M x 16-Bit),  
110 nm CMOS 1.8 Volt-only Simultaneous Read/Write,  
Burst Mode Flash Memories with  
16 Megabit (1M x 16-Bit) pSRAM  
ADVANCE  
INFORMATION  
Data Sheet  
1RWLFHꢀWRꢀ5HDGHUVꢁꢀ7KHꢀ$GYDQFHꢀ,QIRUPDWLRQꢀVWDWXVꢀLQGLFDWHVꢀWKDWꢀWKLVꢀ  
GRFXPHQWꢀFRQWDLQVꢀLQIRUPDWLRQꢀRQꢀRQHꢀRUꢀPRUHꢀSURGXFWVꢀXQGHUꢀGHYHORSPHQWꢀ  
DWꢀ6SDQVLRQꢀ//&ꢁꢀ7KHꢀLQIRUPDWLRQꢀLVꢀLQWHQGHGꢀWRꢀKHOSꢀ\RXꢀHYDOXDWHꢀWKLVꢀSURGXFWꢁꢀ  
'RꢀQRWꢀGHVLJQꢀLQꢀWKLVꢀSURGXFWꢀZLWKRXWꢀFRQWDFWLQJꢀWKHꢀIDFWRU\6SDQVLRQꢀ//&ꢀ  
UHVHUYHVWKHULJKWꢀWRꢀFKDQJHꢀRUꢀGLVFRQWLQXHꢀZRUNꢀRQꢀWKLVꢀSURSRVHGꢀSURGXFWꢀ  
ZLWKRXWꢀQRWLFHꢁ  
Publication Number S71NS-JA0_00 Revision A Amendment 6 Issue Date September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Notice On Data Sheet Designations  
6SDQVLRQꢀ//&ꢀLVVXHVꢀGDWDꢀVKHHWVꢀZLWKꢀ$GYDQFHꢀ,QIRUPDWLRQꢀRUꢀ3UHOLPLQDU\ꢀGHVLJQDWLRQVꢀWRꢀDGYLVHꢀ  
UHDGHUVꢀRIꢀSURGXFWꢀLQIRUPDWLRQꢀRUꢀLQWHQGHGꢀVSHFLILFDWLRQVꢀWKURXJKRXWꢀWKHꢀSURGXFWꢀOLIHꢀF\FOHꢂꢀLQꢃ  
FOXGLQJꢀGHYHORSPHQWꢂꢀTXDOLILFDWLRQꢂꢀLQLWLDOꢀSURGXFWLRQꢂꢀDQGꢀIXOOꢀSURGXFWLRQꢁꢀ,QꢀDOOꢀFDVHVꢂꢀKRZHYHU  
UHDGHUVꢀDUHꢀHQFRXUDJHGꢀWRꢀYHULI\ꢀWKDWꢀWKH\ꢀKDYHꢀWKHꢀODWHVWꢀLQIRUPDWLRQꢀEHIRUHꢀILQDOL]LQJꢀWKHLUꢀGHꢃ  
VLJQꢁꢀ7KHꢀIROORZLQJꢀGHVFULSWLRQVꢀRIꢀ6SDQVLRQꢀGDWDꢀVKHHWꢀGHVLJQDWLRQVꢀDUHꢀSUHVHQWHGꢀKHUHꢀWRꢀKLJKꢃ  
OLJKWꢀWKHLUꢀSUHVHQFHꢀDQGꢀGHILQLWLRQVꢁ  
$GYDQFHꢀ,QIRUPDWLRQ  
7KHꢀ$GYDQFHꢀ,QIRUPDWLRQꢀGHVLJQDWLRQꢀLQGLFDWHVꢀWKDWꢀ6SDQVLRQꢀ//&ꢀLVꢀGHYHORSLQJꢀRQHꢀRUꢀPRUHꢀVSHꢃ  
FLILFꢀSURGXFWVꢂꢀEXWꢀKDVꢀQRWꢀFRPPLWWHGꢀDQ\ꢀGHVLJQꢀWRꢀSURGXFWLRQꢁꢀ,QIRUPDWLRQꢀSUHVHQWHGꢀLQꢀDꢀGRFꢃ  
XPHQWꢀZLWKꢀWKLVꢀGHVLJQDWLRQꢀLVꢀOLNHO\ꢀWRꢀFKDQJHꢂꢀDQGꢀLQꢀVRPHꢀFDVHVꢂꢀGHYHORSPHQWꢀRQꢀWKHꢀSURGXFWꢀ  
PD\ꢀGLVFRQWLQXHꢁꢀ6SDQVLRQꢀ//&ꢀWKHUHIRUHꢀSODFHVꢀWKHꢀIROORZLQJꢀFRQGLWLRQVꢀXSRQꢀ$GYDQFHꢀ,QIRUPDꢃ  
WLRQꢀFRQWHQWꢄ  
³7KLVꢀGRFXPHQWꢀFRQWDLQVꢀLQIRUPDWLRQꢀRQꢀRQHꢀRUꢀPRUHꢀSURGXFWVꢀXQGHUꢀGHYHORSPHQWꢀDWꢀ6SDQVLRQꢀ//&ꢁꢀ7KHꢀ  
LQIRUPDWLRQꢀLVꢀLQWHQGHGꢀWRꢀKHOSꢀ\RXꢀHYDOXDWHꢀWKLVꢀSURGXFWꢁꢀ'RꢀQRWꢀGHVLJQꢀLQꢀWKLVꢀSURGXFWꢀZLWKRXWꢀFRQꢃ  
WDFWLQJWKHIDFWRU\ꢀ6SDQVLRQꢀ//&ꢀUHVHUYHVꢀWKHꢀULJKWꢀWRꢀFKDQJHꢀRUꢀGLVFRQWLQXHꢀZRUNꢀRQꢀWKLVꢀSURSRVHGꢀ  
SURGXFWꢀZLWKRXWꢀQRWLFH´  
3UHOLPLQDU\  
7KHꢀ3UHOLPLQDU\ꢀGHVLJQDWLRQꢀLQGLFDWHVꢀWKDWꢀWKHꢀSURGXFWꢀGHYHORSPHQWꢀKDVꢀSURJUHVVHGꢀVXFKꢀWKDWꢀDꢀ  
FRPPLWPHQWꢀWRꢀSURGXFWLRQꢀKDVꢀWDNHQꢀSODFHꢁꢀ7KLVꢀGHVLJQDWLRQꢀFRYHUVꢀVHYHUDOꢀDVSHFWVꢀRIꢀWKHꢀSURGꢃ  
XFWꢀOLIHꢀF\FOHꢂꢀLQFOXGLQJꢀSURGXFWꢀTXDOLILFDWLRQꢂꢀLQLWLDOꢀSURGXFWLRQꢂꢀDQGꢀWKHꢀVXEVHTXHQWꢀSKDVHVꢀLQꢀWKHꢀ  
PDQXIDFWXULQJꢀSURFHVVꢀWKDWꢀRFFXUꢀEHIRUHꢀIXOOꢀSURGXFWLRQꢀLVꢀDFKLHYHGꢁꢀ&KDQJHVꢀWRꢀWKHꢀWHFKQLFDOꢀ  
VSHFLILFDWLRQVꢀSUHVHQWHGꢀLQꢀDꢀ3UHOLPLQDU\ꢀGRFXPHQWꢀVKRXOGꢀEHꢀH[SHFWHGꢀZKLOHꢀNHHSLQJꢀWKHVHꢀDVꢃ  
SHFWVꢀRIꢀSURGXFWLRQꢀXQGHUꢀFRQVLGHUDWLRQꢁꢀ6SDQVLRQꢀSODFHVꢀWKHꢀIROORZLQJꢀFRQGLWLRQVꢀXSRQꢀ3UHOLPLꢃ  
QDU\ꢀFRQWHQWꢄ  
³7KLVꢀGRFXPHQWꢀVWDWHVꢀWKHꢀFXUUHQWꢀWHFKQLFDOꢀVSHFLILFDWLRQVꢀUHJDUGLQJꢀWKHꢀ6SDQVLRQꢀSURGXFWꢅVꢆꢀGHVFULEHGꢀ  
KHUHLQꢁꢀ7KHꢀ3UHOLPLQDU\ꢀVWDWXVꢀRIꢀWKLVꢀGRFXPHQWꢀLQGLFDWHVꢀWKDWꢀSURGXFWꢀTXDOLILFDWLRQꢀKDVꢀEHHQꢀFRPSOHWHGꢂꢀ  
DQGꢀWKDWꢀLQLWLDOꢀSURGXFWLRQꢀKDVꢀEHJXQꢁꢀ'XHꢀWRꢀWKHꢀSKDVHVꢀRIꢀWKHꢀPDQXIDFWXULQJꢀSURFHVVꢀWKDWꢀUHTXLUHꢀ  
PDLQWDLQLQJꢀHIILFLHQF\ꢀDQGꢀTXDOLW\ꢂꢀWKLVꢀGRFXPHQWꢀPD\ꢀEHꢀUHYLVHGꢀE\ꢀVXEVHTXHQWꢀYHUVLRQVꢀRUꢀPRGLILFDꢃ  
WLRQVꢀGXHꢀWRꢀFKDQJHVꢀLQꢀWHFKQLFDOꢀVSHFLILFDWLRQV´  
&RPELQDWLRQ  
6RPHꢀGDWDꢀVKHHWVꢀZLOOꢀFRQWDLQꢀDꢀFRPELQDWLRQꢀRIꢀSURGXFWVꢀZLWKꢀGLIIHUHQWꢀGHVLJQDWLRQVꢀꢅ$GYDQFHꢀ,Qꢃ  
IRUPDWLRQꢂꢀ3UHOLPLQDU\ꢀRUꢀ)XOOꢀ3URGXFWLRQꢆꢁꢀ7KLVꢀW\SHꢀRIꢀGRFXPHQWꢀZLOOꢀGLVWLQJXLVKꢀWKHVHꢀSURGXFWVꢀ  
DQGꢀWKHLUꢀGHVLJQDWLRQVꢀZKHUHYHUꢀQHFHVVDU\ꢂꢀW\SLFDOO\ꢀRQꢀWKHꢀILUVWꢀSDJHꢂꢀWKHꢀRUGHULQJꢀLQIRUPDWLRQꢀ  
SDJHꢂꢀDQGꢀSDJHVꢀZLWKꢀ'&ꢀ&KDUDFWHULVWLFVꢀWDEOHꢀDQGꢀ$&ꢀ(UDVHꢀDQGꢀ3URJUDPꢀWDEOHꢀꢅLQꢀWKHꢀWDEOHꢀ  
QRWHVꢆꢁꢀ7KHꢀGLVFODLPHUꢀRQꢀWKHꢀILUVWꢀSDJHꢀUHIHUVꢀWKHꢀUHDGHUꢀWRꢀWKHꢀQRWLFHꢀRQꢀWKLVꢀSDJHꢁ  
)XOOꢀ3URGXFWLRQꢀꢂ1Rꢀ'HVLJQDWLRQꢀRQꢀ'RFXPHQWꢃ  
:KHQꢀDꢀSURGXFWꢀKDVꢀEHHQꢀLQꢀSURGXFWLRQꢀIRUꢀDꢀSHULRGꢀRIꢀWLPHꢀVXFKꢀWKDWꢀQRꢀFKDQJHVꢀRUꢀRQO\ꢀQRPLQDOꢀ  
FKDQJHVꢀDUHꢀH[SHFWHGꢂꢀWKHꢀ3UHOLPLQDU\ꢀGHVLJQDWLRQꢀLVꢀUHPRYHGꢀIURPꢀWKHꢀGDWDꢀVKHHWꢁꢀ1RPLQDOꢀ  
FKDQJHVꢀPD\ꢀLQFOXGHꢀWKRVHꢀDIIHFWLQJꢀWKHꢀQXPEHUꢀRIꢀRUGHULQJꢀSDUWꢀQXPEHUVꢀDYDLODEOHꢂꢀVXFKꢀDVꢀWKHꢀ  
DGGLWLRQꢀRUꢀGHOHWLRQꢀRIꢀDꢀVSHHGꢀRSWLRQꢂꢀWHPSHUDWXUHꢀUDQJHꢂꢀSDFNDJHꢀW\SHꢂꢀRUꢀ9,2ꢀUDQJHꢁꢀ&KDQJHVꢀ  
PD\ꢀDOVRꢀLQFOXGHꢀWKRVHꢀQHHGHGꢀWRꢀFODULI\ꢀDꢀGHVFULSWLRQꢀRUꢀWRꢀFRUUHFWꢀDꢀW\SRJUDSKLFDOꢀHUURUꢀRUꢀLQFRUꢃ  
UHFWꢀVSHFLILFDWLRQꢁꢀ6SDQVLRQꢀ//&ꢀDSSOLHVꢀWKHꢀIROORZLQJꢀFRQGLWLRQVꢀWRꢀGRFXPHQWVꢀLQꢀWKLVꢀFDWHJRU\ꢄ  
³7KLVꢀGRFXPHQWꢀVWDWHVꢀWKHꢀFXUUHQWꢀWHFKQLFDOꢀVSHFLILFDWLRQVꢀUHJDUGLQJꢀWKHꢀ6SDQVLRQꢀSURGXFWꢅVꢆꢀGHVFULEHGꢀ  
KHUHLQꢁꢀ6SDQVLRQꢀ//&ꢀGHHPVꢀWKHꢀSURGXFWVꢀWRꢀKDYHꢀEHHQꢀLQꢀVXIILFLHQWꢀSURGXFWLRQꢀYROXPHꢀVXFKꢀWKDWꢀVXEꢃ  
VHTXHQWꢀYHUVLRQVꢀRIꢀWKLVꢀGRFXPHQWꢀDUHꢀQRWꢀH[SHFWHGꢀWRꢀFKDQJHꢁꢀ+RZHYHUꢀW\SRJUDSKLFDOꢀRUꢀVSHFLILFDWLRQꢀ  
FRUUHFWLRQVꢂꢀRUꢀPRGLILFDWLRQVꢀWRꢀWKHꢀYDOLGꢀFRPELQDWLRQVꢀRIIHUHGꢀPD\ꢀRFFXUꢁ´  
4XHVWLRQVꢀUHJDUGLQJꢀWKHVHꢀGRFXPHQWꢀGHVLJQDWLRQVꢀPD\ꢀEHꢀGLUHFWHGꢀWRꢀ\RXUꢀORFDOꢀ$0'ꢀRUꢀ)XMLWVXꢀ  
VDOHVꢀRIILFHꢁ  
ii  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
S71NS128JA0/S71NS064JA0  
Stacked Multi-Chip Product (MCP)  
128 Megabit (8 M x 16-Bit) and 64 Megabit (4 M x 16-Bit),  
110 nm CMOS 1.8 Volt-only Simultaneous Read/Write,  
Burst Mode Flash Memories with  
16 Megabit (1M x 16-Bit) pSRAM  
ADVANCE  
INFORMATION  
Data Sheet  
Distinctive Characteristics  
„
6LQJOHꢀꢄꢅꢆꢀYROWꢀUHDGꢇꢀSURJUDPꢀDQGꢀHUDVHꢀꢂꢄꢅꢈꢀ  
WRꢀꢄꢅꢉꢊꢀYROWꢃ  
„
+DQGVKDNLQJꢀIHDWXUH  
²
3URYLGHVꢀKRVWꢀV\VWHPꢀZLWKꢀPLQLPXPꢀSRVVLEOHꢀODWHQF\ꢀ  
E\ꢀPRQLWRULQJꢀ5'<  
„
0XOWLSOH[HGꢀ'DWDꢀDQGꢀ$GGUHVVꢀIRUꢀUHGXFHGꢀ  
,ꢋ2ꢀFRXQW  
„
„
6XSSRUWVꢀ&RPPRQꢀ)ODVKꢀ0HPRU\ꢀ  
,QWHUIDFHꢀꢂ&),ꢃ  
6RIWZDUHꢀFRPPDQGꢀVHWꢀFRPSDWLEOHꢀZLWKꢀ  
-('(&ꢀꢌꢏꢅꢌꢀVWDQGDUGV  
²
²
$ꢇꢈ±$ꢉꢀPXOWLSOH[HGꢀDVꢀ'4ꢇꢈ±'4ꢉ  
$GGUHVVHVꢀDUHꢀODWFKHGꢀE\ꢀ$9';ꢀFRQWUROꢀLQSXWꢀZKHQꢀ  
&(;ꢀORZ  
„
„
6LPXOWDQHRXVꢀ5HDGꢋ:ULWHꢀRSHUDWLRQꢀ  
²
%DFNZDUGVꢀFRPSDWLEOHꢀZLWKꢀ$Pꢏꢑ)ꢀDQGꢀ$Pꢏꢑ/9ꢀ  
IDPLOLHVꢀ  
²
'DWDꢀFDQꢀEHꢀFRQWLQXRXVO\ꢀUHDGꢀIURPꢀRQHꢀEDQNꢀZKLOHꢀ  
H[HFXWLQJꢀHUDVHꢊSURJUDPꢀIXQFWLRQVꢀLQꢀRWKHUꢀEDQN  
„
„
0DQXIDFWXUHGꢀRQꢀꢄꢄꢎꢀQPꢀSURFHVVꢀWHFKQRORJ\  
0LQLPXPꢀꢄꢎꢎꢇꢎꢎꢎꢀHUDVHꢀF\FOHꢀJXDUDQWHHꢀ  
SHU VHFWRU  
²
=HURꢀODWHQF\ꢀEHWZHHQꢀUHDGꢀDQGꢀZULWHꢀRSHUDWLRQV  
5HDGꢀDFFHVVꢀWLPHVꢀDWꢀꢊꢌꢀ0+]ꢀꢂ&  ꢍꢎꢀS)ꢃ  
/
„
&\FOLQJꢀ(QGXUDQFHꢁꢀꢄꢀPLOOLRQꢀF\FOHVꢀSHUꢀVHFWRUꢀ  
W\SLFDO  
'DWDꢀ5HWHQWLRQꢁꢀꢏꢎꢀ\HDUVꢀW\SLFDO  
(PEHGGHGꢀ$OJRULWKPV  
²
²
²
%XUVWꢀDFFHVVꢀWLPHVꢀRIꢀꢇꢋꢁꢈꢀQVꢀ  
DWꢀLQGXVWULDOꢀWHPSHUDWXUHꢀUDQJH  
$V\QFKURQRXVꢀUDQGRPꢀDFFHVVꢀWLPHVꢀ  
RIꢀꢌꢉꢀQV  
„
„
6\QFKURQRXVꢀUDQGRPꢀDFFHVVꢀWLPHVꢀ  
RIꢀꢍꢌꢁꢈꢀQV  
²
(PEHGGHGꢀ(UDVHꢀDOJRULWKPꢀDXWRPDWLFDOO\ꢀ  
SUHSURJUDPVꢀDQGꢀHUDVHVꢀWKHꢀHQWLUHꢀFKLSꢀRUꢀDQ\ꢀ  
FRPELQDWLRQꢀRIꢀGHVLJQDWHGꢀVHFWRUV  
„
„
%XUVWꢀOHQJWK  
²
(PEHGGHGꢀ3URJUDPꢀDOJRULWKPꢀDXWRPDWLFDOO\ꢀZULWHVꢀ  
DQGꢀYHULILHVꢀGDWDꢀDWꢀVSHFLILHGꢀDGGUHVVHV  
²
²
&RQWLQXRXVꢀOLQHDUꢀEXUVW  
ꢍꢊꢇꢎꢊꢋꢏꢀZRUGꢀOLQHDUꢀEXUVWꢀZLWKꢀZUDSꢀDURXQG  
„
„
'DWD<ꢀ3ROOLQJꢀDQGꢀWRJJOHꢀELWVꢀ  
²
²
ꢍꢊꢇꢎꢊꢋꢏꢀZRUGꢀOLQHDUꢀEXUVWꢀZLWKRXWꢀZUDSꢀDURXQG  
3URYLGHVꢀDꢀVRIWZDUHꢀPHWKRGꢀRIꢀGHWHFWLQJꢀSURJUDPꢀDQGꢀ  
HUDVHꢀRSHUDWLRQꢀFRPSOHWLRQ  
3RZHUꢀGLVVLSDWLRQꢀꢂW\SLFDOꢀYDOXHVꢇꢀꢆꢀELWVꢀ  
VZLWFKLQJꢇꢀ& ꢀ ꢀꢍꢎꢀS)ꢃ  
²
²
²
²
/
(UDVHꢀ6XVSHQGꢋ5HVXPH  
²
%XUVWꢀ0RGHꢀ5HDGꢄꢀꢏꢈꢀP$  
6XVSHQGVꢀDQꢀHUDVHꢀRSHUDWLRQꢀWRꢀUHDGꢀGDWDꢀIURPꢂꢀRUꢀ  
SURJUDPꢀGDWDꢀWRꢂꢀDꢀVHFWRUꢀWKDWꢀLVꢀQRWꢀEHLQJꢀHUDVHGꢂꢀ  
WKHQꢀUHVXPHVꢀWKHꢀHUDVHꢀRSHUDWLRQ  
6LPXOWDQHRXVꢀ2SHUDWLRQꢄꢀꢐꢉꢀP$  
3
URJUDPꢊ(UDVHꢄꢀꢇꢈꢀP$  
6WDQGE\ꢀPRGHꢄꢀꢑꢀ—$  
„
+DUGZDUHꢀUHVHWꢀLQSXWꢀꢂ5(6(7<ꢃ  
„
„
6HFWRUꢀ$UFKLWHFWXUH  
²
+DUGZDUHꢀPHWKRGꢀWRꢀUHVHWꢀWKHꢀGHYLFHꢀIRUꢀUHDGLQJꢀ  
DUUD\ꢀGDWD  
²
²
)RXUꢀꢍꢀ.ZRUGꢀVHFWRUV  
7ZRꢀKXQGUHGꢀILIW\ꢃILYHꢀꢅ6ꢏꢑ16ꢇꢏꢍ-ꢆꢀRUꢀRQHꢀKXQGUHGꢀ  
WZHQW\ꢃVHYHQꢀꢅ6ꢏꢑ16ꢉꢎꢐ-ꢆꢀꢋꢏꢀ.ZRUGꢀVHFWRUV  
„
„
&026ꢀFRPSDWLEOHꢀLQSXWVꢀDQGꢀRXWSXWV  
3DFNDJH  
²
²
²
)RXUꢀEDQNVꢀ  
ꢌꢆꢐEDOOꢀ9HU\ꢀ7KLQꢀ)%*$ꢀꢂ6ꢈꢄ16ꢄꢏꢆ-$ꢎꢃ  
ꢌꢌꢐEDOOꢀ9HU\ꢀ7KLQꢀ)%*$ꢀꢂ6ꢈꢄ16ꢎꢑꢌ-$ꢎꢃ  
6HFWRUꢀ3URWHFWLRQꢀ  
²
²
6RIWZDUHꢀFRPPDQGꢀVHFWRUꢀORFNLQJ  
$OOꢀVHFWRUVꢀORFNHGꢀZKHQꢀ9 ꢀ ꢀ9  
33  
,/  
Publication Number S71NS-JA0_00 Revision A Amendment 6 Issue Date September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Contents  
Notice On Data Sheet Designations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii  
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Input/Output Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8  
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9  
Physical Dimensions–S71NS128JA0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10  
NLA048—48-Ball Very Thin Fine-Pitch Ball Grid Array (FBGA) 10 x 11 mm Package ...........................................10  
NLB044—44-Ball Very Thin Fine-Pitch Ball Grid Array (FBGA) 9.2 x 8 mm Package ..........................................11  
Device History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Appendix B: Daisy Chain Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
pSRAM Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
pSRAM Device Bus Operations ...............................................................................................................................................16  
pSRAM DC Characteristics ......................................................................................................................................................16  
pSRAM AC Characteristics .......................................................................................................................................................16  
pSRAM Device Operation ......................................................................................................................................................... 17  
pSRAM Read Access ................................................................................................................................................................... 17  
pSRAM Write Access ................................................................................................................................................................. 17  
Configuration Register Access ................................................................................................................................................. 17  
Revision Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21  
Tables  
Table 1 Configuration Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
Figures  
Figure 1 NLA048 Daisy Chain Layout (Top View, Balls Facing Down).................................................................................................... 14  
Figure 2 NLB044 Daisy Chain Layout (Top View, Balls Facing Down)..................................................................................................... 15  
Figure 3 Configuration Register Read Access.................................................................................................................................................. 18  
Figure 4 Configuration Register Write Access................................................................................................................................................. 18  
Figure 5 pSRAM Read Cycle 1 (WE# = VIH)..................................................................................................................................................... 19  
Figure 6 pSRAM Read Cycle 2 (WE# = VIH).................................................................................................................................................... 19  
Figure 7 pSRAM Write Cycle 1 (OE# = VIH)................................................................................................................................................... 20  
Figure 8 pSRAM Write Cycle 2 (OE# = VIH)................................................................................................................................................. 20  
2
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September22,2005  
A d v a n c e I n f o r m a t i o n  
Product Selector Guide  
3DUWꢀ1XPEHU  
0&3ꢀ0RGHOꢀ1XPEHU  
6ꢈꢄ16ꢄꢏꢆ-$ꢎꢇꢀ6ꢈꢄ16ꢎꢑꢌ-$ꢎ  
ꢎꢄꢇꢀꢎꢍꢇꢀꢄꢄꢇꢀꢏꢄꢇꢀꢏꢍ  
%XUVWꢀ)UHTXHQF\  
ꢊꢌꢀ0+]  
)ODVKꢀ0HPRU\ꢀ'HYLFHꢊ0RGHOꢀ1XPEHU  
)ODVKꢀ6SHHGꢀ2SWLRQ  
6ꢏꢑ16ꢇꢏꢍ-ꢊꢉꢉꢂꢀ6ꢏꢑ16ꢉꢎꢐ-ꢊꢉꢉ  
ꢉ/  
0D[ꢀ,QLWLDOꢀ6\QFKURQRXVꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
ꢍꢌꢁꢈ  
ꢇꢋꢁꢈ  
,$&&  
)ODVKꢀ0HPRU\  
0D[ꢀ%XUVWꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
%$&&  
0D[ꢀ$V\QFKURQRXVꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
$&&  
ꢌꢉ  
0D[ꢀ&(;ꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
&(  
0D[ꢀ2(;ꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
ꢇꢋꢁꢈ  
ꢑꢉ  
2(  
0D[ꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
$&&ꢏ  
S65$0  
0D[ꢀ&(;ꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
0D[ꢀ2(;ꢀ$FFHVVꢀ7LPHꢂꢀQVꢀꢅW  
ꢑꢉ  
$&&ꢋ  
ꢈꢉ  
2(  
4
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
MCP Block Diagram  
5'<  
&/.  
5(6(7;  
)ODVKꢀ  
0HPRU\  
933  
&(;  
ꢅ6ꢏꢑ16ꢇꢏꢍ-ꢀ  
RU  
6ꢏꢑ16ꢉꢎꢐ-ꢆ  
2(;  
:(;  
$9';  
$ꢇꢑꢃ$ꢇꢎ  
$ꢏꢉ  
$ꢊ'4ꢇꢈ ± $ꢊ'4ꢉ  
$ꢏꢇ  
$ꢏꢏ  
ꢇꢎꢀ0E  
/%;  
8%;  
$ꢏꢇꢊ/%;  
1RWHꢀꢇꢆꢀ$ꢏꢏꢊ8%;  
S65$0  
&6;  
1RWHVꢀ  
ꢀꢁ $ꢂꢂꢃDYDLODEOHꢃIRUꢃꢀꢂꢄꢃ0Eꢃ)ODVKꢃRQO\  
ꢂꢁ $ꢀꢅ ± $ꢆꢃDUHꢃPXOWLSOH[HGꢃZLWKꢃ'4ꢀꢅ ± '4ꢆꢁ  
ꢇꢁ $0$;ꢃLQGLFDWHVꢃWKHꢃKLJKHVWꢃRUGHUꢃDGGUHVVꢃELWꢁ  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
5
A d v a n c e I n f o r m a t i o n  
Connection Diagram  
6ꢈꢄ16ꢄꢏꢆ-$ꢎ  
ꢐꢍꢃ%DOOꢀ9HU\ꢀ7KLQꢀ)%*$ꢀꢅ1/$ꢉꢐꢍꢆ  
7RSꢀ9LHZꢂꢀ%DOOVꢀ)DFLQJꢀ'RZQ  
NC  
NC  
NC  
NC  
A1  
A2  
A3  
A4  
A5  
VCC WE#  
B5 B6  
A6  
A7  
VPP  
B7  
A8  
A19  
B8  
A9  
A17 A22/UB#  
B9 B10  
CE# GND  
C9 C10  
A10  
RDY A21/LB# GND CLK  
B1  
B2  
B3  
B4  
VCC  
A16  
A20 AVD# NC RESET# CS#  
C3 C4 C5 C6 C7  
A18  
C1  
C2  
C8  
GND A/DQ7 A/DQ6 A/DQ13 A/DQ12 A/DQ3 A/DQ2 A/DQ9 A/DQ8 OE#  
D1 D2 D3 D4 D5 D6 D7 D8 D9 D10  
A/DQ15 A/DQ14 GND A/DQ5 A/DQ4 A/DQ11 A/DQ10 VCC A/DQ1 A/DQ0  
NC  
NC  
NC  
NC  
6
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Connection Diagram  
6ꢈꢄ16ꢎꢑꢌ-$ꢎ  
ꢐꢐꢃ%DOOꢀ9HU\ꢀ7KLQꢀ)%*$ꢀꢅ1/%ꢉꢐꢐꢆ  
7RSꢀ9LHZꢂꢀ%DOOVꢀ)DFLQJꢀ'RZQ  
NC  
NC  
A1  
A2  
A3  
A4  
A5  
VCC WE# VPP  
B5 B6 B7  
A20 AVD# NC RESET# CS#  
C3 C4 C5 C6 C7  
A6  
A7  
A8  
A19  
B8  
A9  
A17  
B9  
A10  
UB#  
B10  
RDY A21/LB# GND CLK  
B1  
B2  
B3  
B4  
VCC  
A16  
A18  
CE# GND  
C9 C10  
C1  
C2  
C8  
GND A/DQ7 A/DQ6 A/DQ13 A/DQ12 A/DQ3 A/DQ2 A/DQ9 A/DQ8 OE#  
D1 D2 D3 D4 D5 D6 D7 D8 D9 D10  
A/DQ15 A/DQ14 GND A/DQ5 A/DQ4 A/DQ11 A/DQ10 VCC A/DQ1 A/DQ0  
NC  
NC  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
7
A d v a n c e I n f o r m a t i o n  
Input/Output Descriptions  
$ꢏꢏꢊ8%;  
 
$GGUHVVꢀ,QSXWVꢂꢀS65$0ꢀ8SSHUꢀ%\WHꢀ&RQWUROꢀꢅ$ꢏꢏꢀDYDLODEOHꢀ  
IRUꢀꢇꢏꢍꢀ0Eꢀ)ODVKꢆ  
$ꢏꢇꢊ/%;  
$ꢏꢉ±$ꢇꢎ  
$ꢊ'4ꢇꢈ±$ꢊ'4ꢉ  
&6;  
 
 
 
 
 
$GGUHVVꢀ,QSXWVꢂꢀS65$0ꢀ/RZHUꢀ%\WHꢀ&RQWURO  
$GGUHVVꢀ,QSXWV  
0XOWLSOH[HGꢀ$GGUHVVꢊ'DWDꢀLQSXWꢊRXWSXW  
S65$0ꢀ&KLSꢀ6HOHFWꢀ,QSXW  
)ODVKꢀ&KLSꢀ(QDEOHꢀ,QSXWꢁꢀ$V\QFKURQRXVꢀUHODWLYHꢀWRꢀ&/.ꢀIRUꢀ  
WKHꢀ%XUVWꢀPRGHꢁꢀ  
&(;  
2(;  
 
2XWSXWꢀ(QDEOHꢀ,QSXWꢁꢀ$V\QFKURQRXVꢀUHODWLYHꢀWRꢀ&/.ꢀIRUꢀWKHꢀ  
%XUVWꢀPRGHꢁ  
:(;  
 
 
 
 
 
:ULWHꢀ(QDEOHꢀ,QSXWꢁ  
'HYLFHꢀ3RZHUꢀ6XSSO\ꢀꢅꢇꢁꢌꢀ9±ꢇꢁꢑꢈꢀ9ꢆꢁꢀ  
*URXQG  
1Rꢀ&RQQHFWꢒꢀQRWꢀFRQQHFWHGꢀLQWHUQDOO\  
5HDG\ꢀRXWSXWꢒꢀLQGLFDWHVꢀWKHꢀVWDWXVꢀRIꢀWKHꢀ%XUVWꢀUHDGꢁꢀ  
9
&&  
*1'  
1&  
5'<  
9
 ꢀGDWDꢀLQYDOLGꢁꢀ  
2/  
&/.  
 
)ODVK&ORFNLQSXWꢁ7KHILUVWULVLQJHGJHRI&/.LQFRQMXQFWLRQꢀ  
ZLWKꢀ$9';ꢀORZꢀODWFKHVꢀDGGUHVVꢀLQSXWꢀDQGꢀDFWLYDWHVꢀEXUVWꢀ  
PRGHRSHUDWLRQꢁ$IWHUWKHLQLWLDOZRUGLVRXWSXWꢂVXEVHTXHQWꢀ  
ULVLQJꢀHGJHVꢀRIꢀ&/.ꢀLQFUHPHQWꢀWKHꢀLQWHUQDOꢀDGGUHVVꢀFRXQWHU  
&/.ꢀVKRXOGꢀUHPDLQꢀORZꢀGXULQJꢀDV\QFKURQRXVꢀDFFHVVꢁ  
$GGUHVVꢀ9DOLGꢀLQSXWꢁꢀ,QGLFDWHVꢀWRꢀGHYLFHꢀWKDWꢀWKHꢀYDOLGꢀ  
DGGUHVVꢀLVꢀSUHVHQWꢀRQꢀWKHꢀDGGUHVVꢀLQSXWVꢀꢅDGGUHVVꢀELWVꢀ$ꢇꢈ±  
$ꢉꢀDUHꢀPXOWLSOH[HGꢂꢀDGGUHVVꢀELWVꢀ$ꢏꢏ±$ꢇꢎꢀDUHꢀDGGUHVVꢀ  
RQO\ꢆꢁ  
$9';  
 
9
ꢀ ꢀIRUꢀDV\QFKURQRXVꢀPRGHꢂꢀLQGLFDWHVꢀYDOLGꢀDGGUHVVꢒꢀIRUꢀ  
,/  
EXUVWꢀPRGHꢂꢀFDXVHVꢀVWDUWLQJꢀDGGUHVVꢀWRꢀEHꢀODWFKHGꢀRQꢀULVLQJꢀ  
HGJHꢀRIꢀ&/.ꢁꢀ  
9
 ꢀGHYLFHꢀLJQRUHVꢀDGGUHVVꢀLQSXWV  
,+  
5(6(7;  
 
 
+DUGZDUHꢀUHVHWꢀLQSXWꢁꢀ9  ꢀGHYLFHꢀUHVHWVꢀDQGꢀUHWXUQVꢀWRꢀ  
UHDGLQJꢀDUUD\ꢀGDWDꢀ  
$Wꢀꢇꢏꢀ9ꢀDFFHOHUDWHVꢀSURJUDPPLQJꢒꢀDXWRPDWLFDOO\ꢀSODFHVꢀ  
,/  
9
33  
GHYLFHLQXQORFNE\SDVVPRGHꢁ$W9 GLVDEOHVSURJUDPDQGꢀ  
,/  
HUDVHꢀIXQFWLRQVꢁꢀ6KRXOGꢀEHꢀDWꢀ9 ꢀIRUꢀDOOꢀRWKHUꢀFRQGLWLRQVꢁ  
,+  
Logic Symbol  
ꢓ$ꢏꢏꢊ8%;  
$ꢏꢇꢊ/%;  
$ꢏꢉ±$ꢇꢎ  
ꢇꢎ  
$ꢊ'4ꢇꢈ±  
$ꢊ'4ꢉ  
&/.  
&(;  
&6;  
2(;  
:(;  
5'<  
5(6(7;  
$9';  
9
33  
ꢓ$ꢏꢏꢀDYDLODEOHꢀIRUꢀꢇꢏꢍ0Eꢀ)ODVKꢀRQO\  
8
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Ordering Information  
7KHꢀRUGHUꢀQXPEHUꢀꢅ9DOLGꢀ&RPELQDWLRQꢆꢀLVꢀIRUPHGꢀE\ꢀWKHꢀIROORZLQJꢄ  
S71NS 128 A0 BA 01  
J
W
0
3$&.,1*ꢀ7ꢒ3(  
 
 
 
7UD\  
ꢀꢌꢃLQFKꢀ7DSHꢀDQGꢀ5HHO  
ꢀꢇꢋꢃLQFKꢀ7DSHꢀDQGꢀ5HHO  
$'',7,21$/ꢀ25'(5,1*ꢀ237,216  
ꢉꢇ  
ꢉꢋ  
ꢇꢇ  
ꢏꢇ  
ꢏꢋ  
 
 
 
 
ꢀꢈꢐꢀ0+]ꢀ)ODVKꢂꢀꢑꢉꢀQVꢂꢀ(0/6,ꢀS65$0ꢀꢅ(ꢋꢆ  
ꢈꢐꢀ0+]ꢀ)ODVKꢂꢀꢑꢉQVꢂꢀ(0/6,ꢀS65$0ꢀꢅ(ꢐꢆ  
ꢀꢈꢐꢀ0+]ꢀ)ODVKꢂꢀꢑꢉꢀQVꢂꢀ&\SUHVVꢀS65$0ꢀꢅ&ꢇꢆ  
ꢀꢈꢐꢀ0+]ꢀ)ODVKꢂꢀꢑꢉꢀQVꢂꢀ0LFURQꢀS65$0ꢀꢅ0ꢏꢆ  
 ꢀ ꢀꢈꢐ0+]ꢀ)ODVKꢂꢀꢑꢉꢀQVꢂꢀ0LFURQꢀS65$0ꢀꢅ0ꢋꢆ  
7(03(5$785(ꢀ5$1*(  
:
 
:LUHOHVVꢀꢅ±ꢏꢈ  
)RUꢀ,QGXVWULDOꢀꢅ±ꢐꢉ  
FRQWDFWꢀORFDOꢀVDOHVꢀRIILFH  
°
&ꢀWRꢀꢔꢍꢈ  
°
&ꢆ  
°&ꢀWRꢀꢔꢍꢈ &ꢆꢂ  
°
3$&.$*(ꢀ7ꢒ3(  
%$  
%)  
%-  
 
 
 
Very Thin Fine-Pitch BGA  
/HDGꢀꢅ3Eꢆꢃ)UHHꢀ&RPSOLDQWꢀ3DFNDJH  
Very Thin Fine-Pitch BGA  
/HDGꢀꢅ3Eꢆꢃ)UHHꢀ3DFNDJH  
Very Thin Fine-Pitch BGA  
/HDGꢀꢅ3Eꢆꢃ)UHHꢀ/)ꢋꢈꢀ3DFNDJH  
S65$0ꢀ'(16,7ꢒ  
$ꢉ  
  ꢇꢎꢀ0HJDELWꢀꢅꢇ0ꢀ[ꢀꢇꢎꢃ%LWꢆ  
)/$6+ꢀ352&(66ꢀ7(&+12/2*ꢒ  
-
  ꢀꢇꢇꢉꢀQPꢀ)ORDWLQJꢀ*DWHꢀ7HFKQRORJ\  
)/$6+ꢀ'(16,7ꢒ  
ꢇꢏꢍ  
ꢉꢎꢐ  
 
 
ꢀꢇꢏꢍꢀ0HJDELWꢀꢅꢍꢀ0ꢀ[ꢀꢇꢎꢃ%LWꢆ  
ꢀꢎꢐꢀ0HJDELWꢀꢅꢐꢀ0ꢀ[ꢀꢇꢎꢃ%LWꢆ  
'(9,&(ꢀ)$0,/ꢒ  
6ꢌꢇ16ꢀ ꢀ6WDFNHGꢀ0XOWLꢃ&KLSꢀ3URGXFWꢂ  
6LPXOWDQHRXVꢀ5HDGꢊ:ULWHꢂꢀ%XUVWꢀ0RGHꢀ)ODVKꢀ0HPRU\ꢀZLWKꢀ0XOWLSOH[HGꢀ,ꢊ2ꢀ  
ꢇꢁꢍꢃ9ROWꢀ2SHUDWLRQꢂꢀ7RSꢀ%RRWꢀ6HFWRUVꢂꢀDQGꢀS65$0  
9DOLGꢀ&RPELQDWLRQV  
7KHꢀIROORZLQJꢀFRQILJXUDWLRQVꢀDUHꢀSODQQHGꢀWRꢀEHꢀVXSSRUWHGꢀIRUꢀWKLVꢀGHYLFHꢁꢀ&RQVXOWꢀWKHꢀORFDOꢀVDOHVꢀRIILFH  
WRꢀFRQILUPꢀDYDLODELOLW\ꢀRIꢀVSHFLILFꢀYDOLGꢀFRPELQDWLRQVꢀDQGꢀWRꢀFKHFNꢀRQꢀQHZO\ꢀUHOHDVHGꢀFRPELQDWLRQV  
9DOLGꢀ&RPELQDWLRQV  
ꢇꢏꢍ  
6ꢌꢇ16  
-
$ꢉ  
%$ꢂꢀ%)ꢀ%-  
:
ꢉꢇꢂꢀꢉꢋꢂꢀꢇꢇꢂꢀꢏꢇꢂꢀꢏꢋ  
ꢉꢂꢀꢏꢂꢀꢋ  
ꢉꢎꢐ  
1RWHꢀ%*$ꢃSDFNDJHꢃPDUNLQJꢃRPLWVꢃOHDGLQJꢃ6ꢃDQGꢃSDFNLQJꢃW\SHꢃGHVLJQDWRUꢃIURPꢃRUGHULQJꢃSDUWꢃQXPEHUꢁ  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
9
A d v a n c e I n f o r m a t i o n  
Physical Dimensions–S71NS128JA0  
NLA048—48-Ball Very Thin Fine-Pitch Ball Grid Array (FBGA) 10 x 11 mm Package  
A
D
D1  
A1 CORNER  
INDEX MARK  
A1 CORNER  
10  
10  
9
8
7
6
5
4
3
2
1
NF2  
NF1  
NF3  
NF4  
A
B
C
D
e
E1  
E
SE  
1.00  
7
NF5  
NF6  
1.00  
NF7  
NF8  
B
TOP VIEW  
SD  
7
1.00  
1.00  
φb  
6
0.10  
0.08  
C
A2  
φ0.05 M  
φ0.15 M  
C
C
A
A
B
A1  
C
C
BOTTOM VIEW  
SEATING PLANE  
SIDE VIEW  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.  
2. ALL DIMENSIONS ARE IN MILLIMETERS.  
PACKAGE  
JEDEC  
NLA 048  
N/A  
3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT  
AS NOTED).  
9.95 mm x 10.95 mm NOM  
PACKAGE  
NOTE  
4.  
e REPRESENTS THE SOLDER BALL GRID PITCH.  
SYMBOL  
MIN  
1.05  
0.20  
0.85  
9.85  
10.85  
NOM  
---  
MAX  
1.20  
---  
5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE  
"D" DIRECTION.  
A
A1  
A2  
D
OVERALL THICKNESS  
BALL HEIGHT  
SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE  
"E" DIRECTION.  
---  
0.91  
0.97  
BODY THICKNESS  
N IS THE TOTAL NUMBER OF SOLDER BALLS.  
9.95  
10.05 BODY SIZE  
11.05 BODY SIZE  
6
7
DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL  
DIAMETER IN A PLANE PARALLEL TO DATUM C.  
E
10.95  
4.50 BSC.  
1.50 BSC.  
10  
D1  
E1  
MD  
ME  
N
BALL FOOTPRINT  
BALL FOOTPRINT  
SD AND SE ARE MEASURED WITH RESPECT TO DATUMS  
A AND B AND DEFINE THE POSITION OF THE CENTER  
SOLDER BALL IN THE OUTER ROW.  
ROW MATRIX SIZE D DIRECTION  
ROW MATRIX SIZE E DIRECTION  
TOTAL BALL COUNT  
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN  
THE OUTER ROW PARALLEL TO THE D OR E DIMENSION,  
RESPECTIVELY, SD OR SE = 0.000.  
4
48  
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN  
THE OUTER ROW, SD OR SE = e/2  
φb  
0.25  
0.30  
0.35  
BALL DIAMETER  
e
0.50 BSC.  
0.25 BSC.  
---  
BALL PITCH  
8. NOT USED.  
SD / SE  
SOLDER BALL PLACEMENT  
DEPOPULATED SOLDER BALLS  
9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED  
BALLS.  
10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK  
MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.  
3297 \ 16-038.22a1  
1RWHꢀ)RUꢃUHIHUHQFHꢃRQO\ꢁꢃ%6&ꢃLVꢃDQꢃ$16,ꢃVWDQGDUGꢃIRUꢃ%DVLFꢃ6SDFHꢃ&HQWHULQJ  
10  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Physical Dimensions–S71NS064JA0  
NLB044—44-Ball Very Thin Fine-Pitch Ball Grid Array (FBGA) 9.2 x 8 mm Package  
A
D
A1 CORNER  
INDEX MARK  
D1  
A1 CORNER  
10  
10  
9
8
7
6
5
4
3
2
1
NF2  
NF1  
e
A
B
C
D
E1  
E
SE  
7
1.00  
NF4  
NF3  
B
1.00  
SD  
7
φb  
6
0.10  
C
A2  
C
A
φ0.05  
φ0.15  
M
M
C
C
A B  
A1  
0.08  
C
SEATING PLANE  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.  
2. ALL DIMENSIONS ARE IN MILLIMETERS.  
PACKAGE  
JEDEC  
NLB 044  
N/A  
3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT  
AS NOTED).  
8.00 mm x 9.20 mm NOM  
PACKAGE  
NOTE  
4.  
e REPRESENTS THE SOLDER BALL GRID PITCH.  
SYMBOL  
MIN  
1.05  
0.20  
0.85  
7.90  
9.10  
NOM  
---  
MAX  
1.20  
---  
5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE  
"D" DIRECTION.  
A
A1  
A2  
D
OVERALL THICKNESS  
BALL HEIGHT  
SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE  
"E" DIRECTION.  
---  
0.91  
0.97  
8.10  
9.30  
BODY THICKNESS  
BODY SIZE  
N IS THE TOTAL NUMBER OF SOLDER BALLS.  
8.00  
6
7
DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL  
DIAMETER IN A PLANE PARALLEL TO DATUM C.  
E
9.20  
BODY SIZE  
D1  
E1  
MD  
ME  
N
4.50 BSC.  
1.50 BSC.  
10  
BALL FOOTPRINT  
BALL FOOTPRINT  
SD AND SE ARE MEASURED WITH RESPECT TO DATUMS  
A AND B AND DEFINE THE POSITION OF THE CENTER  
SOLDER BALL IN THE OUTER ROW.  
ROW MATRIX SIZE D DIRECTION  
ROW MATRIX SIZE E DIRECTION  
TOTAL BALL COUNT  
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN  
THE OUTER ROW PARALLEL TO THE D OR E DIMENSION,  
RESPECTIVELY, SD OR SE = 0.000.  
4
44  
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN  
THE OUTER ROW, SD OR SE = e/2  
φb  
0.25  
0.30  
0.35  
BALL DIAMETER  
e
0.50 BSC.  
0.25 BSC.  
---  
BALL PITCH  
8. NOT USED.  
SD / SE  
SOLDER BALL PLACEMENT  
DEPOPULATED SOLDER BALLS  
9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED  
BALLS.  
10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK  
MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.  
3298 \ 16-038.22a1  
1RWHꢀ)RUꢃUHIHUHQFHꢃRQO\ꢁꢃ%6&ꢃLVꢃDQꢃ$16,ꢃVWDQGDUGꢃIRUꢃ%DVLFꢃ6SDFHꢃ&HQWHULQJ  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
11  
A d v a n c e I n f o r m a t i o n  
Device History  
9LVXDOꢀ,'ꢁꢀ  
3DFNDJHꢀ0DUNLQJ  
(OHFWULFDOꢀ,'ꢁꢀ  
([WHQGHGꢀ&RGHꢀꢂ+H[ꢃ  
'HYLFHꢋ0RGHOꢀ1XPEHU  
0DMRUꢀ5HDVRQVꢂVꢃꢀIRUꢀ&KDQJH  
ꢄꢏꢆꢓꢄꢑꢀ(0/6,  
(6ꢂꢀ(0/6,ꢏꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢎꢎ0+]ꢀ  
W&&6ꢀDQGꢀW$9'+ꢀWLPLQJꢀXSGDWH  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%$:ꢉꢉ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%$:ꢉꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢉꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢉꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%$:ꢉꢏ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢉꢏ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢉꢋ  
ꢄꢏꢆꢓꢄꢑꢀ0LFURQ  
ꢇ(6  
ꢇ(6  
ꢌꢇꢏ(K  
ꢌꢇꢇ(K  
ꢌꢇꢇ'K  
ꢌꢇꢇꢇK  
(6ꢂꢀ(0/6,ꢏꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
W&&6ꢀDQGꢀW$9'+ꢀWLPLQJꢀXSGDWH  
(6ꢂꢀ(0/6,ꢋꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
)L[HGꢀE\WHꢀZULWHꢀRSHUDWLRQ  
ꢏ(ꢋ(6  
ꢏ(ꢋ6  
3URGXFWLRQꢀUHOHDVHꢇꢀ(0/6,ꢋꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
)L[HGꢀE\WHꢀZULWHꢀRSHUDWLRQ  
(6ꢂꢀ(0/6,ꢐꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
ꢋ(ꢐ(6  
ꢋ(ꢐ6  
ꢌꢇꢏ&K  
ꢌꢇꢇꢇK  
3URGXFWLRQꢀUHOHDVHꢂꢀ(0/6,ꢐꢀꢅꢌꢉQVꢀGLHꢆꢂꢀ  
ꢈꢐ0+]ꢀ1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%$:ꢏꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢏꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%$:ꢏꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢏꢇ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢏꢋ  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ%):ꢏꢋ  
ꢑꢌꢓꢄꢑꢀ(0/6,  
ꢌꢇꢇ'K  
ꢌꢇꢇꢇK  
(6ꢂꢀ0LFURQꢏꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]  
ꢋ0ꢏ6  
3URGXFWLRQꢀUHOHDVHꢂꢀ0LFURQꢏꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]  
(6ꢂꢀ0LFURQꢋꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
ꢋ0ꢋ(6  
ꢋ0ꢋ6  
ꢌꢇꢇ%K  
ꢌꢇꢇꢇK  
3URGXFWLRQꢀUHOHDVHꢂꢀ0LFURQꢋꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
(6ꢂꢀ(0/6,ꢋꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
)L[HGꢀE\WHꢀZULWHꢀRSHUDWLRQ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%$:ꢉꢇ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢉꢇ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%$:ꢉꢏ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢉꢏ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢉꢋ  
ꢑꢌꢓꢄꢑꢀ0LFURQ  
ꢇ(ꢋ(6  
ꢇ(ꢋ6  
ꢌꢇꢇ(K  
ꢌꢇꢇꢇK  
3URGXFWLRQꢀUHOHDVHꢂꢀ(0/6,ꢋꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
)L[HGꢀE\WHꢀZULWHꢀRSHUDWLRQ  
(6ꢂꢀ(0/6,ꢐꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
ꢏ(ꢐ(6  
ꢏ(ꢐ6  
ꢌꢇꢏ'K  
ꢌꢇꢇꢇK  
3URGXFWLRQꢀUHOHDVHꢂꢀ(0/6,ꢐꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%$:ꢏꢇ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢏꢇ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%$:ꢏꢇ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢏꢇ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢏꢋ  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ%):ꢏꢋ  
ꢇ(6  
ꢌꢇꢇ(K  
ꢌꢇꢇꢇK  
(6ꢂꢀ0LFURQꢏꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]  
ꢏ0ꢏ6  
3URGXFWLRQꢀUHOHDVHꢂꢀ0LFURQꢏꢀꢅꢍꢈQVꢀGLHꢆꢂꢀꢈꢐ0+]  
(6ꢂꢀ0LFURQꢋꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
ꢏ0ꢋ(6  
ꢏ0ꢋ6  
ꢌꢇꢇ&K  
ꢌꢇꢇꢇK  
3URGXFWLRQꢀUHOHDVHꢇꢀ0LFURQꢋꢀꢅꢌꢉQVꢀGLHꢆꢂꢀꢈꢐ0+]ꢀ  
1HZꢀꢌꢉQVꢀGLHꢀWRꢀUHSODFHꢀ(2/ꢀꢍꢈQVꢀGLH  
1RWHꢀꢃ8QGHUOLQHGꢃYDOXHVꢃDUHꢃWHQWDWLYHꢃDVꢃRIꢃWKHꢃGDWHꢃRIꢃGDWDꢃVKHHWꢃSXEOLFDWLRQꢁ  
12  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Appendix A: Daisy Chain Information  
6SDQVLRQꢀ  
ꢄꢏꢆꢋꢄꢑ0Eꢀ0&3ꢀ  
3DUWꢀ1XPEHU  
'DLV\ꢀ&KDLQ  
3DUWꢀ1XPEHU  
3DFNDJH  
0DUNLQJ  
'DLV\ꢀ&KDLQ  
&RQQHFWLRQꢀ  
)ODVK  
'HVFULSWLRQ  
/HDGꢀꢅ3Eꢆꢀꢃꢀ  
)UHHꢀ&RPSOLDQWꢄ  
6ꢑꢑ'&1/$ꢉꢐꢍ06$ꢉꢉꢏ  
ꢑꢑ'&1/$ꢉꢐꢍ06$ꢉꢉ  
ꢑꢑ'&1/$ꢉꢐꢍ06)ꢉꢉ  
ꢇꢏꢍꢃ0ELWꢀꢇꢇꢉQPꢀ)ODVK  
ꢇꢎꢃ0ELWꢀS65$0  
6XEVWUDWH  
6ꢌꢇ16ꢇꢏꢍ-$ꢉ  
/HDGꢀꢅ3Eꢆꢀꢃꢀ)UHHꢄ  
6ꢑꢑ'&1/$ꢉꢐꢍ06)ꢉꢉꢏ  
&RPSRQHQWꢀ7\SHꢋ1DPH  
1/$ꢎꢌꢆ  
6ROGHUꢀUHVLVWꢀRSHQLQJꢀ  
'DLV\ꢀ&KDLQꢀ&RQQHFWLRQꢀ/HYHO  
/HDGꢃ)UHHꢀ&RPSOLDQW  
4XDQWLW\ꢀSHUꢀ5HHO  
ꢉꢁꢏꢈꢀꢔꢀꢉꢁꢉꢈꢀPP  
2Qꢀ6XEVWUDWHꢀ  
<HV  
ꢈꢈꢉꢀꢅꢋꢉꢉꢀXQLWVꢀSHUꢀUHHOꢀE\ꢀVSHFLDOꢀUHTXHVWꢀWRꢀIDFWRU\ꢆ  
&ꢇ ± 'ꢇ  
&ꢏ ± 'ꢏ  
&ꢋ ± 'ꢋ  
&ꢐ ± 'ꢐ  
&ꢈ ± 'ꢈ  
&ꢎ ± 'ꢎ  
&ꢌ ± 'ꢌ  
&ꢍ ± 'ꢍ  
&ꢑ ± 'ꢑ  
&ꢇꢉ ± 'ꢇꢉ  
$ꢇꢉ ± %ꢇꢉ  
$ꢑ ± %ꢑ  
$ꢈ ± %ꢈ  
$ꢐ ± %ꢐ  
$ꢋ ± %ꢋ  
$ꢏ ± %ꢏ  
$ꢇ ± %ꢇ  
$ꢍ ± %ꢍ  
$ꢌ ± %ꢌ  
$ꢎ ± %ꢎ  
2QꢀVXEVWUDWHꢀ  
1)ꢇ ± 1)ꢐ  
1)ꢇꢎꢀ ± ꢀ1)ꢇꢑ  
1)ꢏ ± 1)ꢈ  
1)ꢇꢌ ± 1)ꢏꢉ  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
13  
A d v a n c e I n f o r m a t i o n  
NF2  
NF1  
NF4  
NF5  
1
2
3
4
5
6
7
8
9
10  
A
B
C
D
NF16  
NF17  
NF19  
NF20  
Figure 1 NLA048 Daisy Chain Layout (Top View, Balls Facing Down)  
14  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Appendix B: Daisy Chain Information  
6SDQVLRQꢀ  
ꢄꢏꢆꢋꢄꢑ0Eꢀ0&3ꢀ  
3DUWꢀ1XPEHU  
'DLV\ꢀ&KDLQ  
3DUWꢀ1XPEHU  
3DFNDJH  
0DUNLQJ  
'DLV\ꢀ&KDLQ  
&RQQHFWLRQꢀ  
)ODVK  
'HVFULSWLRQ  
/HDGꢀꢅ3Eꢆꢀꢃꢀ)UHHꢀ&RPSOLDQWꢄ  
6ꢑꢑ'&1/%ꢉꢐꢐ06$ꢉꢉꢏ  
ꢑꢑ'&1/%ꢉꢐꢐ06$ꢉꢉ  
ꢑꢑ'&1/%ꢉꢐꢐ06)ꢉꢉ  
ꢎꢐꢃ0ELWꢀꢇꢇꢉQPꢀ)ODVK  
ꢇꢎꢃ0ELWꢀS65$0  
6XEVWUDWHꢀ/HYHO  
6ꢌꢇ16ꢉꢎꢐ-$ꢉ  
/HDGꢀꢅ3Eꢆꢃꢀ)UHHꢄ  
6ꢑꢑ'&1/%ꢉꢐꢐ06)ꢉꢉꢏ  
&RPSRQHQWꢀ7\SHꢋ1DPH  
6ROGHUꢀUHVLVWꢀRSHQLQJꢀ  
1/%ꢎꢌꢌ  
ꢉꢁꢏꢈꢀꢔꢀꢉꢁꢉꢈꢀPP  
'DLV\ꢀ&KDLQꢀ&RQQHFWLRQꢀ/HYHO  
/HDGꢃ)UHHꢀ&RPSOLDQW  
4XDQWLW\ꢀSHUꢀ5HHO  
2Qꢀ6XEVWUDWHꢀ  
<HV  
ꢎꢉꢉꢀꢅꢋꢉꢉꢀXQLWVꢀSHUꢀUHHOꢀE\ꢀVSHFLDOꢀUHTXHVWꢀWRꢀIDFWRU\ꢆ  
&ꢇ ± 'ꢇ  
&ꢏ ± 'ꢏ  
&ꢋ ± 'ꢋ  
&ꢐ ± 'ꢐ  
&ꢈ ± 'ꢈ  
&ꢎ ± 'ꢎ  
$ꢇꢉ ± %ꢇꢉ  
$ꢑ ± %ꢑ  
$ꢍ ± %ꢍ  
$ꢌ ± %ꢌ  
$ꢎ ± %ꢎ  
$ꢈ ± %ꢈ  
$ꢐ ± %ꢐ  
$ꢋ ± %ꢋ  
$ꢏ ± %ꢏ  
$ꢇ ± %ꢇ  
&ꢌ ± 'ꢌ  
&ꢍ ± 'ꢍ  
&ꢑ ± 'ꢑ  
&ꢇꢉ ± 'ꢇꢉ  
2QꢀVXEVWUDWHꢀ  
1)ꢏ ± 1)ꢐ  
1)ꢇ ± 1)ꢋ  
NF1  
NF2  
1
2
3
4
5
6
7
8
9
10  
A
B
C
D
NF3  
NF4  
Figure 2 NLB044 Daisy Chain Layout (Top View, Balls Facing Down)  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
15  
A d v a n c e I n f o r m a t i o n  
pSRAM Characteristics  
pSRAM Device Bus Operations  
$ꢋ'4  
>ꢄꢊ ± ꢎ@  
&6< 2(< :(< /%< 8%<  
$9'<  
$>ꢄꢉꢐꢄꢑ@  
0RGH  
3RZHU  
+
/
/
/
/
/
/
/
/
/
/
/
+
+
/
+
/
+
+
+
+
/
+
+
+
+
+
/
+
+
+
/
+,*+ꢃ=  
+,*+ꢃ=  
+,*+ꢃ=  
'DWDꢀ,Q  
'HVHOHFWHG  
6WDQGE\  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
$FWLYH  
2XWSXWꢀ'LVDEOHG  
2XWSXWꢀ'LVDEOHG  
&RQILJXUDWLRQꢀ5HJLVWHUꢀ:ULWHꢀ$FFHVV  
+
+
+
+
+
/
'DWDꢀ2XW &RQILJXUDWLRQꢀ5HJLVWHUꢀ5HDGꢀ$FFHVV  
$GGUꢀ,Q $GGUHVVꢀ,QSXW  
+
/
$GGUꢀ,Q  
+
+
+
+
+
+
'DWDꢀ2XW /RZHUꢀ%\WHꢀ5HDG  
'DWDꢀ2XW 8SSHUꢀ%\WHꢀ5HDG  
'DWDꢀ2XW :RUGꢀ5HDG  
/
+
/
/
/
+
+
+
/
+
/
'DWDꢀ,Q  
'DWDꢀ,Q  
'DWDꢀ,Q  
/RZHUꢀ%\WHꢀ:ULWH  
8SSHUꢀ%\WHꢀ:ULWH  
:RUGꢀ:ULWH  
/
+
/
/
/
/HJHQGꢀ / ꢃ/RJLFꢆꢈꢃ+ ꢃ/RJLFꢀꢈꢃ; ꢃ'RQ¶WꢃFDUH  
pSRAM DC Characteristics  
6\PERO  
,WHP  
7HVWꢀ&RQGLWLRQV  
0LQ  
7\S 0D[ 8QLW  
,
,QSXWꢀ/HDNDJHꢀ&XUUHQWꢀ  
9
ꢀ ꢀ9 ꢀWRꢀ9  
&&  
ꢃꢇ  
—$  
/,  
,1  
66  
&6;ꢀ ꢀ9 ꢀRUꢀ2(;ꢀ ꢀ9 ꢀRUꢀ:(;ꢀ ꢀ9 ꢂꢀ  
,+  
,+  
,/  
,
2XWSXWꢀ/HDNDJHꢀ&XUUHQW  
ꢃꢇ  
—$  
/2  
9
ꢀ ꢀ9 ꢀWRꢀ9  
,2  
66 &&  
&\FOHꢀ7LPHꢀ ꢀꢇꢀ—VꢂꢀꢇꢉꢉꢖꢀGXW\ꢂꢀ, ꢀ ꢀꢉꢀP$ꢂꢀ  
,2  
,
,
P$  
&&ꢇ  
&&ꢏ  
&6;ꢀꢉꢁꢏꢀ9ꢀ9 ꢉꢁꢏ9ꢀRUꢀ9 ꢀ9 ±ꢉꢁꢏ9  
,1ꢀ  
,1  
&&  
$YHUDJHꢀ2SHUDWLQJꢀ&XUUHQW  
&\FOHꢀ7LPHꢀ ꢀ0LQꢂꢀ, ꢀ ꢀꢉꢀP$ꢂꢀꢇꢉꢉꢖꢀGXW\  
,2  
ꢏꢈ P$  
&6;ꢀ ꢀ9 ꢂꢀ9 ꢀ ꢀ9 ꢀRUꢀ9  
,/  
,1  
,+  
,/  
9
2XWSXWꢀ/RZꢀ9ROWDJH  
,
,
ꢀ ꢀꢉꢁꢇꢀP$  
ꢉꢁꢇ  
9
9
2/  
2/  
9
,
2XWSXWꢀ+LJKꢀ9ROWDJH  
6WDQGE\ꢀ&XUUHQWꢀꢅ&026ꢆ  
ꢀ ꢀꢃꢉꢁꢇꢀP$  
9 4±ꢉꢁꢇꢀ9  
&&  
2+  
2+  
&6;ꢀ9 ±ꢉꢁꢏ9ꢀ2WKHUꢀ,QSXWVꢀ ꢀꢉa9  
ꢎꢉ —$  
6%ꢇ  
&&  
&&  
pSRAM AC Characteristics  
ꢈꢎꢀQV  
0D[  
ꢉꢎꢀQV  
3DUDPHWHUꢀ/LVW  
6\PERO  
8QLWV  
0LQ  
ꢇꢈ  
ꢇꢈ  
0LQ  
0D[  
$9';ꢀ/RZꢀ3XOVH  
W
ꢇꢉꢉꢉ  
ꢏꢉ  
ꢏꢉ  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
QV  
$9'  
$GGUHVVꢀVHWXSꢀWRꢀ$9';ꢀULVLQJꢀHGJH  
W
$9'6  
$9'+  
&RPPRQ  
$GGUHVVꢀKROGꢀIURPꢀ$9';ꢀULVLQJꢀHGJH  
&KLSꢀHQDEOHꢀVHWXSꢀWRꢀ$9';ꢀULVLQJꢀHGJH  
$9';ꢀORZꢀWRꢀ'DWDꢀ9DOLGꢀWLPH  
$GGUHVVꢀDFFHVVꢀWLPH  
W
W
ꢇꢉ  
&66  
W
W
W
ꢌꢉ  
ꢌꢉ  
ꢌꢉ  
ꢑꢉ  
ꢑꢉ  
ꢑꢉ  
$&&ꢇ  
$&&ꢏ  
$&&ꢋ  
&KLSꢀ(QDEOHꢀWRꢀGDWDꢀRXWSXW  
$GGUHVVꢀGLVDEOHGꢀWRꢀRXWSXWꢀHQDEOH  
2XWSXWꢀHQDEOHꢀWRꢀYDOLGꢀRXWSXW  
8%;ꢂꢀ/%;ꢀHQDEOHꢀWRꢀGDWDꢀRXWSXWꢀ  
8%;ꢂꢀ/%;ꢀHQDEOHꢀWRꢀ/RZꢃ=ꢀRXWSXW  
2XWSXWꢀHQDEOHꢀWRꢀ/RZꢃ=ꢀRXWSXW  
&KLSꢀGLVDEOHꢀWRꢀ+LJKꢃ=ꢀRXWSXW  
8%;ꢂꢀ/%;ꢀGLVDEOHꢀWRꢀ+LJKꢃ=ꢀRXWSXW  
2XWSXWꢀGLVDEOHꢀWRꢀ+LJKꢃ=ꢀRXWSXW  
$9';ꢀORZꢀWRꢀHQGꢀRIꢀZULWH  
W
$'2(  
W
ꢏꢈ  
ꢏꢈ  
ꢈꢉ  
ꢐꢉ  
2(  
5HDG  
W
8%/%$  
W
ꢇꢈ  
ꢇꢈ  
%/=  
2/=  
W
W
ꢇꢈ  
ꢇꢈ  
ꢇꢈ  
ꢏꢉ  
ꢇꢈ  
ꢇꢈ  
ꢑꢉ  
ꢑꢉ  
ꢑꢉ  
+=  
W
%+=  
2+=  
W
W
ꢌꢉ  
ꢌꢉ  
ꢌꢉ  
ꢐꢈ  
ꢈꢉ  
ꢏꢈ  
$&:ꢇ  
$&:ꢏ  
$&:ꢋ  
$GGUHVVꢀYDOLGꢀWRꢀHQGꢀRIꢀZULWH  
&KLSꢀHQDEOHꢀWRꢀHQGꢀRIꢀZULWH  
:ULWHꢀSXOVHꢀORZ  
W
W
:ULWH  
W
ꢌꢉ  
ꢌꢉ  
ꢋꢈ  
:5/  
8%;ꢂꢀ/%;ꢀYDOLGꢀWRꢀHQGꢀRIꢀZULWH  
'DWDꢀWRꢀZULWHꢀWLPHꢀRYHUODS  
W
%:  
':  
W
'DWDꢀKROGꢀIURPꢀZULWHꢀWLPH  
W
'+  
16  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
pSRAM Characteristics  
pSRAM Device Operation  
7KHꢀDFFHVVꢀLVꢀSHUIRUPHGꢀLQꢀWZRꢀVWDJHVꢁꢀ7KHꢀILUVWꢀVWDJHꢀLVꢀDGGUHVVꢀODWFKLQJꢁꢀ7KHꢀILUVWꢀVWDJHꢀWDNHV  
SODFHꢀEHWZHHQꢀSRLQWVꢀ$ꢀDQGꢀ%ꢀLQꢀWLPLQJꢀGLDJUDPꢁꢀ$WꢀWKLVꢀVWDJHꢂꢀWKHꢀ&KLSꢀ6HOHFWꢀꢅ&6;ꢆꢀWRꢀWKHꢀGHꢃ  
YLFHꢀLVꢀDVVHUWHGꢁꢀ7KHꢀUDQGRPꢀDFFHVVꢀLVꢀHQDEOHGꢀHLWKHUꢀIURPꢀWKHꢀSRLQWꢀWKHꢀDGGUHVVꢀEHFRPHVꢀVWDEOHꢂ  
WKHꢀIDOOLQJꢀHGJHꢀRIꢀWKHꢀ$9';ꢀVLJQDOꢀRUꢀIURPꢀWKHꢀIDOOLQJꢀHGJHꢀRIꢀWKHꢀODVWꢀ&6;ꢀVLJQDOꢁ  
7KHꢀVHFRQGꢀVWDJHꢀLVꢀWKHꢀUHDGꢀRUꢀZULWHꢀDFFHVVꢁꢀ7KLVꢀWDNHVꢀSODFHꢀEHWZHHQꢀSRLQWVꢀ%ꢀDQGꢀ&ꢀLQꢀWLPLQJ  
GLDJUDPꢁꢀ,QꢀFDVHꢀRIꢀUHDGꢀDFFHVVꢂꢀWKHꢀPXOWLSOH[HGꢀDGGUHVVꢊꢀGDWDꢀEXVꢀ$ꢊ'4>ꢇꢈꢃꢉ@ꢀFKDQJHVꢀLWVꢀGLꢃ  
UHFWLRQꢁꢀ,WꢀLVꢀLPSRUWDQWꢀWRꢀQRWLFHꢀW ꢀZKHQꢀLWꢀLVꢀGRPLQDQWꢀWKDWꢀWKHꢀGHYLFHꢀJHWVꢀLQWRꢀWKHꢀUHDGꢀF\FOH  
2(  
VLQFHꢀWKHꢀDGGUHVVꢀLVꢀDYDLODEOHꢀORQJꢀEHIRUHꢀWKHꢀGHYLFHꢀRXWSXWꢀLVꢀHQDEOHGꢁ  
pSRAM Read Access  
7KHꢀUHDGꢀDFFHVVꢀꢅ6HHꢀ)LJXUHꢀꢈꢀDQGꢀ)LJXUHꢀꢎꢆꢀLVꢀLQLWLDWHGꢀE\ꢀDSSO\LQJꢀWKHꢀDGGUHVVꢀWRꢀWKHꢀPXOWLꢃ  
SOH[HGꢀDGGUHVVꢊGDWDꢀEXVꢀ$ꢊ'4>ꢇꢈꢃꢉ@ꢀDQGꢀDGGUHVVꢀEXVꢀ$>ꢇꢑꢃꢇꢎ@ꢁꢀ:KHQꢀWKHꢀDGGUHVVꢀLVꢀVWDEOHꢂꢀWKH  
GHYLFHꢀFKLSꢀVHOHFWꢀꢅ&6;ꢆꢀLVꢀVHWꢀDFWLYHꢀORZꢁꢀ$WꢀSRLQWꢀ$ꢂꢀWKHꢀ$9';ꢀVLJQDOꢀLVꢀWDNHQꢀORZꢀDQGꢀWKHꢀODWFK  
EHFRPHVꢀWUDQVSDUHQWꢁꢀ7KLVꢀDOORZVꢀWKHꢀDGGUHVVꢀWRꢀEHꢀSURSDJDWHGꢀWRꢀWKHꢀPHPRU\ꢀDUUD\ꢀ7KHꢀDGꢃ  
GUHVVꢀLVꢀVWDEOHꢀDWꢀWKHꢀULVLQJꢀHGJHꢀRIꢀWKHꢀ$9';ꢀVLJQDOꢁꢀ7KHꢀ$9';ꢀVLJQDOꢀJRHVꢀKLJKꢀDWꢀSRLQWꢀ%ꢀLQ  
ZKLFKꢀWKHꢀDGGUHVVꢀODWFKꢀLVꢀFRPSOHWHGꢁꢀ$WꢀWKLVꢀSRLQWꢀWKHꢀUHDGꢀF\FOHꢀLVꢀHQWHUHGꢁꢀ7KHꢀ2(;ꢀVLJQDOꢀLV  
VHWꢀDFWLYHꢀORZꢁꢀ7KLVꢀFKDQJHVꢀWKHꢀGLUHFWLRQꢀRIꢀWKHꢀEXVꢁꢀ7KHꢀVWDWXVꢀRIꢀFRQWUROꢀVLJQDOVꢀ8%;ꢀDQGꢀ/%;  
LVꢀVHWꢀDFFRUGLQJꢀWRꢀWKHꢀDFFHVVꢁꢀ'DWDꢀLVꢀUHDGꢀDWꢀSRLQWꢀ&ꢁ  
pSRAM Write Access  
7KHꢀZULWHꢀDFFHVVꢀꢅ)LJXUHꢀꢌꢀDQGꢀ)LJXUHꢀꢍꢆꢀLVꢀLQLWLDWHGꢀE\ꢀDSSO\LQJꢀWKHꢀDGGUHVVꢀWRꢀWKHꢀPXOWLSOH[HG  
DGGUHVVꢊGDWDꢀEXVꢀ$ꢊ'4>ꢇꢈꢃꢉ@ꢀDQGꢀWKHꢀDGGUHVVꢀEXVꢀ$>ꢇꢑꢃꢇꢎ@ꢁꢀ:KHQꢀWKHꢀDGGUHVVꢀLVꢀVWDEOHꢂꢀWKH  
GHYLFHꢀFKLSꢀVHOHFWꢀꢅ&6;ꢆꢀLVꢀDVVHUWHGꢀDFWLYHꢀORZꢁꢀ$WꢀSRLQWꢀ$ꢂꢀWKHꢀ$9';ꢀVLJQDOꢀLVꢀWDNHQꢀORZꢀDQGꢀWKH  
ODWFKꢀEHFRPHVꢀWUDQVSDUHQWꢁꢀ7KLVꢀDOORZVꢀWKHꢀDGGUHVVꢀWRꢀEHꢀSURSDJDWHGꢀWRꢀWKHꢀPHPRU\ꢀDUUD\ꢀ7KH  
DGGUHVVꢀLVꢀVWDEOHꢀDWꢀWKHꢀULVLQJꢀHGJHꢀRIꢀWKHꢀ$9';ꢀVLJQDOꢁꢀ7KHꢀ$9';ꢀVLJQDOꢀJRHVꢀKLJKꢀDWꢀSRLQWꢀ%ꢀLQ  
ZKLFKꢀWKHꢀDGGUHVVꢀODWFKꢀLVꢀFRPSOHWHGꢁꢀ$WꢀWKLVꢀSRLQWꢂꢀWKHꢀVHFRQGꢀVWDJHꢀRIꢀWKHꢀZULWHꢀSURFHVVꢀLVꢀHQꢃ  
WHUHGꢁꢀ'DWDꢀLVꢀLQSXWꢀWRꢀWKHꢀPXOWLSOH[HGꢀDGGUHVVꢊGDWDꢀEXVꢁꢀ7KHꢀ:(;ꢀVLJQDOꢀLVꢀVHWꢀORZꢀDQGꢀFRQWURO  
VLJQDOVꢀ8%;ꢀDQGꢀ/%;ꢀDUHꢀVHWꢀDFFRUGLQJꢀWRꢀWKHꢀDFFHVVꢁ  
Configuration Register Access  
$ꢀFRQILJXUDWLRQꢀUHJLVWHUꢀLVꢀQHHGHGꢀWRꢀFRQWUROꢀWKHꢀGLIIHUHQWꢀPRGHVꢀRIꢀWKHꢀ5$0ꢁꢀ7KHꢀFRQILJXUDWLRQ  
UHJLVWHUꢀFRQVLVWVꢀRIꢀꢇꢎꢀELWVꢀDQGꢀLWꢀFDQꢀEHꢀDFFHVVHGꢀZKHQꢀ/%;ꢀDQGꢀ8%;ꢀVLJQDOVꢀDUHꢀGHꢃDVVHUWHGꢁ  
7KHꢀ$9';ꢀVLJQDOꢀLVꢀQRWꢀXVHGꢀGXULQJꢀFRQILJXUDWLRQꢀDFFHVVꢁꢀ&RQILJXUDWLRQꢀUHJLVWHUVꢀUHDGꢀDFFHVVꢀLV  
VKRZQꢀLQꢀ)LJXUHꢀꢋꢀDQGꢀZULWHꢀDFFHVVHVꢀLQꢀ)LJXUHꢀꢐ  
7KHꢀFRQILJXUDWLRQꢀUHJLVWHUVꢀELWVꢀDUHꢀVSHFLILHGꢀLQꢀ7DEOHꢀꢇꢁꢀ:ULWLQJꢀWRꢀELWVꢀꢇꢈꢀꢃꢀꢍꢂꢀGRHVꢀQRWꢀFKDQJH  
WKHꢀGHYLFHꢀRSHUDWLRQꢀLQꢀQRUPDOꢀPRGHꢁ  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
17  
A d v a n c e I n f o r m a t i o n  
pSRAM Characteristics  
Configuration Register Access  
(Continued)  
Table 1 Configuration Register  
%LW  
'HILQLWLRQ  
5HPDUNV  
1XPEHU  
ꢇꢈ ± ꢍꢀ  
 ± ꢐꢀ  
'RQ¶WꢀXVHꢀLQꢀQRUPDOꢀPRGH  
5HVHUYHGꢀIRUꢀIXWXUHꢀXVH  
5HGXFHGꢀPHPRU\ꢀVL]H  
7HPSHUDWXUH  
ꢉꢉꢀ ꢀ)XOOꢀDUUD\  
ꢉꢇꢀ ꢀꢇꢊꢏꢀDUUD\  
 ± ꢏꢀ  
 ± ꢉꢀ  
ꢇꢉꢀ ꢀꢇꢊꢐꢀDUUD\  
ꢇꢇꢀ ꢀꢇꢊꢍꢀDUUD\  
ꢉꢉꢀ ꢀ,QWHUQDOꢀWHPSHUDWXUHꢀVHQVLQJ  
A/DQ15-0  
Don't Care  
t
Data Valid  
ACC3  
CS#  
t
OE  
OE#  
LB#, UB#, WE#  
High  
Figure 3 Configuration Register Read Access  
Data Valid  
A/DQ15-0  
CS#  
t
ACC3  
t
WRL  
WE#  
LB#, UB#, OE#  
Figure 4 Configuration Register Write Access  
18  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
pSRAM Characteristics  
pSRAM Read Access Timing Diagrams  
A/DQ15-0  
Don't Care  
Data Valid  
t
ACC3  
CS#  
t
OE  
OE#  
LB#, UB#, WE#  
High  
Figure 5 pSRAM Read Cycle 1 (WE# = VIH  
)
A
B
C
t AVD  
AVD#  
t AVDS  
t AVDH  
Data Valid  
Address/Data  
OE#  
Address Valid  
t ACC2  
t OHZ  
t OLZ  
t OE  
t ADOE  
t HZ  
t CSS  
CS#  
t BLZ  
t UBLBA  
t BHZ  
UB#, LB#  
1RWHVꢀ  
ꢀꢁ 7RꢃKDYHꢃW2(ꢃ ꢃW8%/%$ꢃ ꢃꢅꢆꢃQVꢈꢃWLPHꢃIRUꢃWKHꢃ$9'ꢉꢃULVLQJꢃHGJHꢃWRꢃ2(ꢉꢃORZꢃDQGꢃWKDWꢃIRUꢃ$9'ꢉꢃ  
ULVLQJꢃHGJHꢃWRꢃ8%ꢉꢊ/%ꢉꢃORZꢃPXVWꢃEHꢃRYHUꢃꢇꢆꢃQVꢃDWꢃOHDVWꢁ  
ꢂꢁ ,IꢃLQYDOLGꢃDGGUHVVꢃVLJQDOVꢃVKRUWHUꢃWKDQꢃPLQꢁꢃW$&&ꢃDUHꢃFRQWLQXRXVO\ꢃUHSHDWHGꢃIRUꢃRYHUꢃꢋꢃμVꢈꢃWKHꢃ  
GHYLFHꢃQHHGVꢃDꢃQRUPDOꢃUHDGꢃWLPLQJꢃꢌW$&&ꢍꢃRUꢃQHHGVꢃWRꢃVXVWDLQꢃVWDQGE\ꢃVWDWHꢃIRUꢃPLQꢁꢃW$&&ꢃDWꢃ  
OHDVWꢃRQFHꢃLQꢃHYHU\ꢃꢋꢃμVꢁꢃ  
Figure 6 pSRAM Read Cycle 2 (WE# = VIH  
)
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
19  
A d v a n c e I n f o r m a t i o n  
pSRAM Characteristics  
pSRAM Write Access Timing Diagrams  
A
B
C
t AVD  
AVD#  
t ACW1  
t AVDS  
t AVDH  
Data Valid  
Address/Data  
WE#  
Address Valid  
t DW  
t DH  
t WRL  
t CSS  
t ACW3  
CS#  
t BW  
UB#,LB#  
Figure 7 pSRAM Write Cycle 1 (OE# = VIH  
)
A
B
C
t AVD  
AVD#  
t AVDS  
t AVDH  
Data Valid  
Address/Data  
WE#  
Address Valid  
t ACW2  
t DW  
t DH  
t WRL  
t CSS  
CS#  
t BW  
UB#,  
LB#  
1RWHꢀ  
$ꢃZULWHꢃRFFXUVꢃGXULQJꢃWKHꢃꢎRYHUODSꢃꢌW:5/ꢍꢃRIꢃORZꢃ&6ꢉꢈꢃORZꢃ:(ꢉꢃDQGꢃORZꢃ8%ꢉꢃRUꢃ/%ꢉꢁꢃ  
$ꢃZULWHꢃEHJLQVꢃDWꢃWKHꢃODVWꢃWUDQVLWLRQꢃDPRQJꢃORZꢃ&6ꢉꢃDQGꢃORZꢃ:(ꢉꢃZLWKꢃDVVHUWLQJꢃ8%ꢉꢃ  
RUꢃ/%ꢉꢃORZꢃIRUꢃVLQJOHꢃE\WHꢃRSHUDWLRQꢃRUꢃVLPXOWDQHRXVO\ꢃDVVHUWLQJꢃ8%ꢉꢃDQGꢃ/%ꢉꢃORZꢃIRUꢃ  
ZRUGRSHUDWLRQꢁ$ZULWHHQGVꢃDWꢃWKHꢃHDUOLHVWꢃWUDQVLWLRQꢃDPRQJꢃKLJKꢃ&6ꢉꢃDQGꢃKLJKꢃ:(ꢉꢁꢃ  
7KHꢃW:5/ꢃLVꢃPHDVXUHGꢃIURPꢃWKHꢃEHJLQQLQJꢃRIꢃZULWHꢃWRꢃWKHꢃHQGꢃRIꢃZULWHꢁ  
Figure 8 pSRAM Write Cycle 2 (OE# = VIH  
)
20  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  
A d v a n c e I n f o r m a t i o n  
Revision Summary  
Revision A0 (December 8, 2003)  
,QLWLDOꢀ5HOHDVHꢁ  
Revision A1 (February 5, 2004)  
*OREDOꢁꢀ&RQYHUWHGꢀGDWDVKHHWꢀWRꢀ3UHOLPLQDU\ꢀWRꢀ$GYDQFHGꢁ  
3URGXFWꢀ6HOHFWRUꢀ*XLGHꢁꢀ$GGHGꢀDGGLWLRQDOꢀ0&3ꢀ0RGHOꢀ1XPEHUVꢁ  
2UGHULQJꢀ,QIRUPDWLRQꢁꢀ8SGDWHGꢀ2UGHULQJꢀRSWLRQVꢀWRꢀUHIOHFWꢀQHZꢀ0RGHOꢀ  
1XPEHUVꢁꢀ$GGHGꢀQHZꢀ9DOLGꢀ&RPELQDWLRQVꢀDQGꢀ3DFNDJHꢀ0DUNLQJVꢀWRꢀWDEOHꢁ  
'HYLFHꢀ+LVWRU\ꢁꢀ8SGDWHGꢀWRꢀUHIOHFWꢀDGGLWLRQꢀRIꢀ0RGHOꢀ1XPEHUVꢁ  
S65$0ꢀ'HYLFHꢀ%XVꢀ2SHUDWLRQVꢁꢀ$GGHGꢀWZRꢀURZVꢀIRUꢀ&RQILJXUDWLRQꢀ5HJLVWHUꢀ5HDGꢊ:ULWHꢀ$FFHVVꢀ0RGHꢁ  
Revision A2 (May 7, 2004)  
'LVWLQFWLYHꢀ&KDUDFWHULVWLFVꢁꢀ$GGHGꢀF\FOLQJꢀHQGXUDQFHꢀDQGꢀGDWDꢀUHWHQWLRQꢀLQIRUPDWLRQꢁ  
Revision A3 (November 17, 2004)  
3DFNLQJꢀ7\SHꢁꢀ3DFNLQJꢀW\SHVꢀDGGHGꢁ  
Revision A4 (March 21, 2005)  
3URGXFWꢀ6HOHFWLRQꢀ*XLGHꢁꢀ$GGHGꢀ0&3ꢀ0RGHOꢀ1XPEHUV  
S65$0ꢀ&KDUDFWHULVWLFVꢁꢀ$&ꢀDQGꢀ'&ꢀFKDUDFWHULVWLFVꢀXSGDWHG  
2UGHULQJꢀ,QIRUPDWLRQꢁꢀXSGDWHG  
'HYLFHꢀ+LVWRU\ꢁꢀ8SGDWHG  
Revision A5 (August 3, 2005)  
3URGXFWꢀ6HOHFWLRQꢀ*XLGHꢁꢀ5HPRYHGꢀꢎꢎ0+]ꢀRUGHULQJꢀRSWLRQV  
2UGHULQJ,QIRUPDWLRQꢁꢀ$GGHGꢀRUGHULQJꢀRSWLRQVꢀIRUꢀQHZꢀ(0/6,ꢀDQGꢀ0LFURQꢀS65$0ꢀGLHꢁꢀ5Hꢃ  
PRYHGꢀꢎꢎ0+]ꢀRUGHULQJꢀRSWLRQVꢁ  
'HYLFHꢀ+LVWRU\ꢁꢀ8SGDWHG  
Revision A6 (September 22, 2005)  
2UGHULQJꢀ,QIRUPDWLRQ  
$GGHGꢀ/)ꢋꢈꢀ3DFNDJHꢀ7\SH  
9DOLGꢀ&RPELQDWLRQV  
8SGDWHGꢀWRꢀLQFOXGHꢀWKHꢀQHZꢀSDFNDJHꢀW\SHꢀRSWLRQ  
September 22, 2005 S71NS-JA0_00_A6  
S71NS128JA0/S71NS064JA0  
21  
A d v a n c e I n f o r m a t i o n  
Colophon  
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary  
industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that  
includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal  
injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control,  
medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and  
artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-  
mentioned uses of the products. Any semiconductor device has an inherent chance of failure. You must protect against injury, damage or loss from such  
failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels  
and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on ex-  
port under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the  
prior authorization by the respective government entity will be required for export of those products.  
Trademarks and Notice  
The contents of this document are subject to change without notice. This document may contain information on a Spansion LLC product under development  
by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided  
as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement  
of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the  
use of the information in this document.  
Copyright ©2003-2005 Spansion LLC. All rights reserved. Spansion, the Spansion logo, and MirrorBit are trademarks of Spansion LLC. Other company and  
product names used in this publication are for identification purposes only and may be trademarks of their respective companies.  
22  
S71NS128JA0/S71NS064JA0  
S71NS-JA0_00_A6 September 22, 2005  

相关型号:

S71NS128JA0BAW33

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE COMPLIANT, FBGA-48
SPANSION

S71NS128JA0BFW010

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW112

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW13

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW210

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW212

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW222

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW233

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW30

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BFW32

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BJW110

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION

S71NS128JA0BJW112

Memory Circuit, 8MX16, CMOS, PBGA48, 10 X 11 MM, LEAD FREE, FBGA-48
SPANSION