SS431TBTR [SSC]
Adjustable Precision Shunt Regulator; 可调式精密并联稳压器型号: | SS431TBTR |
厂家: | SILICON STANDARD CORP. |
描述: | Adjustable Precision Shunt Regulator |
文件: | 总7页 (文件大小:279K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
SS431/G
Adjustable Precision Shunt Regulator
DESCRIPTION
FEATURES
Low voltage operation (2.5V)
The SS431 is a low-voltage three-terminal adjustable shunt
regulator with a guaranteed thermal stability over the applicable
Adjustable output voltage from VO = V REF to 18V
Wide operating current range from 0.4mA to 100mA
temperature range. The output voltage can be set to any value
between VREF (approximately 2.5V) to 18V with two external
resistors (see application circuit). This device has a typical output
impedance of 0.2 ohms. Active output circuitry provides very sharp
turn-on characteristics, making this device an excellent
replacement for Zener diodes in many applications.
Low dynamic output impedance 0.5Ω max.
ESD rating is 5.5kV (per MIL-STD 883D)
Pb-free lead finish available.
APPLICATIONS
Linear Regulators
Adjustable Supplies
Switching Power Supplies
Battery Operated Computers
Instrumentation
The SS431 is characterized for operation from 0°C to 105°C,
and three package options (SOT-23, SOT-89, and TO-92) allow
the designer the opportunity to select the proper package for his
application. The SS431 is available with a Pb-free lead finish
Computer Disk Drives
- order as SS431Gxx.
PIN CONFIGURATION
BLOCK DIAGRAM
SOT-23 (Top view)
Cathode
2
1
Cathode
Ref
+
Anode
3
Reference
-
Vref
SOT-89 (Top view)
Anode
3
2
1
Cathode
Anode
Reference
TO-92 (Top view)
SYMBOL
Cathode
Anode
3
2
1
Cathode
Reference
Ref.
Anode
Rev.2.02 3/11/2004
www.SiliconStandard.com
1 of 7
SS431/G
ABSOLUTE MAXIMUM RATINGS over ambient temp.range.
Parameter
Symbol
Maximum
ꢋꢌꢇ
Units
ꢈꢇ
ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢄꢉꢂꢁꢊꢆꢇ
ꢈꢀꢁ
ꢒꢂꢀꢁ
ꢒꢂꢃꢄꢅ
ꢝꢆꢇ
ꢝꢇꢈꢉ
ꢇ
ꢀꢄꢍꢂꢎꢍꢏꢄꢏꢐꢇꢀꢁꢂꢃꢄꢅꢆꢇꢀꢏꢑꢑꢆꢍꢂꢇ
ꢗꢆꢘꢆꢑꢆꢍꢙꢆꢇꢀꢏꢑꢑꢆꢍꢂꢇ
ꢇ
ꢋꢓꢔꢇ
ꢕꢖꢇ
ꢕꢖꢇ
ꢇ
ꢋꢔꢇ
ꢚꢛꢆꢑꢁꢂꢎꢍꢊꢇꢜꢏꢍꢙꢂꢎꢄꢍꢇꢝꢆꢕꢛꢆꢑꢁꢂꢏꢑꢆꢇꢗꢁꢍꢊꢆꢇ
ꢂꢄꢑꢁꢊꢆꢇꢝꢆꢕꢛꢆꢑꢁꢂꢏꢑꢆꢇꢗꢁꢍꢊꢆꢇ
ꢝꢃꢆꢑꢕꢁꢉꢇꢗꢆꢐꢎꢐꢂꢁꢍꢙꢆꢇ
ꢋꢞꢓꢇ
ꢇ
ꢀ
ꢇ
!"ꢓꢇꢂꢄꢇꢋꢓꢔꢇ
ꢋꢓ"ꢇ
ꢇ
ꢀ
ꢇ
ꢇ
ꢀꢁꢂ
θꢂꢆꢁ
#ꢆꢁꢅꢇꢝꢆꢕꢛꢆꢑꢁꢂꢏꢑꢆꢇ$ ꢄꢉꢅꢆꢑꢎꢍꢊ%ꢇꢋꢔꢇꢐꢆꢙꢄꢍꢅꢐꢇ
ꢝꢊꢄꢁꢋ
ꢇ
ꢞ"ꢔꢇ
ꢇ
ꢀ
ꢀꢀꢁꢂꢁꢃꢄꢀꢀ
ELECTRICAL CHARACTERISTICS
ꢅꢄꢇꢅꢆ
ꢀꢁꢂꢁꢃꢄꢅꢄꢂꢆ
ꢅꢄꢇꢅꢆꢈꢋꢌꢍꢉꢅꢉꢋꢌꢇꢆ
ꢊꢌꢉꢅꢆ
ꢆ
ꢈꢉꢂꢈꢊꢉꢅꢀ
ꢀꢁꢂꢃ
ꢄꢅꢆꢃ
ꢀꢇꢈꢃ
ꢀꢁꢂ
ꢃꢄꢅꢆꢂ
ꢃꢄꢇꢈꢂ
ꢃꢈꢃꢆꢂ
ꢃꢈꢂ
ꢁꢂꢃꢂꢄꢂꢅꢆꢂꢇꢈꢉꢊꢋꢌꢍꢂꢂ
ꢉꢀꢁꢂꢂ
ꢀꢂ
ꢀꢂ
ꢃꢂ
ꢉꢀꢁꢂꢊꢂꢉꢀꢁꢂꢃꢂꢂꢂꢂꢂꢂꢂꢋꢀꢁꢂꢊꢂꢀꢆꢌꢍꢂ
ꢌꢉꢂ
ꢌꢉꢂ
ꢎꢏꢐꢑꢒꢓꢑꢔꢕꢂꢔꢖꢂꢗꢏꢖꢏꢗꢏꢕꢘꢏꢂ
ꢐꢔꢙꢓꢒꢚꢏꢂꢛꢐꢏꢗꢂꢖꢜꢙꢙꢂ
ꢓꢏꢌꢝꢏꢗꢒꢓꢜꢗꢏꢂꢗꢒꢕꢚꢏꢂ
ꢉꢀꢁꢂꢊꢂꢉꢀꢁꢂꢃꢄꢂꢂꢂꢂꢂꢂꢂꢋꢀꢁꢂꢊꢂꢀꢆꢌꢍꢂ
ꢞꢁꢂꢊꢂꢖꢜꢙꢙꢂꢗꢒꢕꢚꢏꢂ
ꢉꢃꢄꢅꢆꢇꢈꢂ
ꢂ
ꢂ
ꢂ
ꢄꢂ
ꢒꢓꢑꢔꢂꢔꢖꢂꢘ!ꢒꢕꢚꢏꢂꢑꢕꢂꢗꢏꢖꢏꢗꢏꢕꢘꢏꢂ
ꢐꢔꢙꢓꢒꢚꢏꢂꢓꢔꢂꢓ!ꢏꢂꢘ!ꢒꢕꢚꢏꢂꢑꢕꢂ
ꢘꢒꢓ!ꢔ"ꢏꢂꢐꢔꢙꢓꢒꢚꢏꢂ
∆ꢂꢉꢀꢁꢂꢃ
ꢅꢅꢅꢅꢅꢅꢅꢅꢃ
ꢋꢀꢁꢂꢊꢂꢀꢆꢌꢍꢂ
∆ꢂꢉꢆꢇꢃꢊꢂꢀꢆꢂꢉꢂ#ꢂꢉꢀꢁꢂꢂ
#ꢀ$ꢄꢂ
#ꢃ$ꢅꢂ
ꢂꢌꢉ%ꢉꢂꢂ
∆ꢂꢉꢆꢇꢂ
ꢏꢖꢏꢗꢏꢕꢘꢏꢂꢘꢜꢗꢗꢏꢕꢓꢂ
ꢋꢀꢁꢂꢂ
ꢃꢂ
ꢃꢂ
ꢋꢀꢁꢂꢊꢂꢀꢆꢌꢍ&ꢂ ꢀꢊꢀꢆ'ꢀ&ꢂ ꢃꢂꢊꢂ∞ꢂ
ꢂ
ꢂ
ꢃꢂ
ꢄꢂ
µꢍꢂ
µꢍꢂ
ꢎꢏꢐꢑꢒꢓꢑꢔꢕꢂꢔꢖꢂ ꢏꢖꢏꢗꢏꢕꢘꢏꢂ
ꢘꢜꢗꢗꢏꢕꢓꢂꢔꢐꢏꢗꢂꢖꢜꢙꢙꢂꢓꢏꢌꢝꢏꢗꢒꢓꢜꢗꢏꢂ
ꢗꢒꢕꢚꢏꢂꢂ
ꢋꢀꢁꢂꢊꢂꢀꢆꢌꢍ&ꢂ ꢀꢊꢀꢆ'ꢀ&ꢂ ꢃꢂꢊꢂ∞ꢂ
ꢋꢃꢄꢅꢆꢇꢈ
ꢂ
ꢆ$ꢄꢂ
ꢀ$ꢃꢂ
ꢞꢁꢂꢊꢂꢖꢜꢙꢙꢂꢗꢒꢕꢚꢏꢂ
(ꢑꢕꢑꢌꢜꢌꢂꢘꢒꢓ!ꢔ"ꢏꢂꢘꢜꢗꢗꢏꢕꢓꢂꢂ
ꢖꢔꢗꢂꢗꢏꢚꢜꢙꢒꢓꢑꢔꢕꢂ
ꢋꢈꢉꢊꢂ
ꢋꢋꢂꢂꢇ
ꢗꢉꢂ
ꢀꢂ
*ꢂ
ꢀꢂ
ꢉꢀꢁꢂꢊꢂꢉꢀꢁꢂꢂ
ꢂ
ꢂ
ꢂ
ꢆ$ꢄꢂ
ꢆ$ꢀꢂ
ꢆ$ꢃꢂ
ꢀꢂ
ꢀꢂ
ꢌꢍꢂ
ꢛꢖꢖ#)ꢓꢒꢓꢏꢂꢘꢒꢓ!ꢔ"ꢏꢂꢘꢜꢗꢗꢏꢕꢓꢂ
ꢎ,ꢕꢒꢌꢑꢘꢂꢑꢌꢝꢏ"ꢒꢕꢘꢏꢂꢂ
ꢉꢀꢁꢂꢊꢂꢀ+ꢉ&ꢂꢂꢂꢉꢀꢁꢂꢃꢊꢂꢆꢂ
µꢍꢂ
ꢀꢂ
ꢋꢀꢁꢂꢊꢂꢀꢌꢍꢂꢂꢓꢔꢂꢀꢆꢆꢌꢍ&ꢂꢂꢉꢀꢁꢂꢊꢂꢉꢀꢁꢂꢃ
ꢆ$ꢈꢂ
ꢖꢂ≤ꢂꢀ'-ꢉꢂ
Rev.2.02 3/11/2004
www.SiliconStandard.com
2 of 7
SS431/G
TYPICAL PERFORMANCE CHARACTERISTICS
ꢀꢁꢂꢃꢄꢅꢆꢇꢀꢈꢉꢉꢆꢊꢂꢇ
ꢀꢁꢂꢃꢄꢅꢆꢇꢀꢈꢉꢉꢆꢊꢂꢇ
ꢋꢌꢍꢇ
ꢋꢌꢍꢇ
ꢀꢁꢂꢃꢄꢅꢆꢇꢋꢄꢎꢂꢁꢏꢆꢇ
ꢁꢄꢂ
ꢀꢁꢂꢃꢄꢅꢆꢇꢋꢄꢎꢂꢁꢏꢆꢇ
ꢂꢃꢃ
ꢈꢃꢃ
ꢁꢃꢃ
ꢀꢃꢃ
ꢃ
ꢀ
ꢁꢂꢁꢀꢃꢄꢅ
ꢀꢁ
ꢁꢅꢄ
ꢆ ꢁꢂꢁꢇꢈꢂꢉ
ꢀ
ꢂꢃꢂꢄꢅꢆꢇ
ꢀꢁ
ꢁ
ꢈ ꢂꢃꢂꢉꢊꢁꢂ
ꢁꢂꢂ
ꢃꢄ
ꢄꢂ
ꢅꢄ
ꢂ
ꢀꢅꢄ
ꢀꢄꢂ
ꢀꢃꢄ
ꢀꢁꢂꢂ
ꢇꢀꢃꢃ
ꢀꢅ
ꢀꢁ
ꢂ
ꢁ
ꢅ
ꢆ
ꢇꢆ
ꢃ
ꢆ
ꢀ
ꢉ
ꢀꢐꢑꢒꢓꢔꢕꢇꢋꢓꢖꢑꢐꢗꢕꢇꢘꢋꢙꢇ
ꢀꢐꢑꢒꢓꢔꢕꢇꢋꢓꢖꢑꢐꢗꢕꢇꢘꢋꢙꢇ
ꢉꢆꢚꢆꢉꢆꢊꢀꢆꢇꢋꢄꢎꢂꢁꢏꢆꢇ
ꢋꢌꢍꢇ
ꢉꢆꢚꢆꢉꢆꢊꢀꢆꢇꢜꢊꢞꢈꢂꢇꢀꢈꢉꢉꢆꢊꢂꢇ
ꢋꢌꢍꢇ
ꢛꢈꢊꢀꢂꢜꢄꢊꢇꢂꢆꢝꢞꢆꢉꢁꢂꢈꢉꢆꢇ
ꢛꢈꢊꢀꢂꢜꢄꢊꢇꢂꢆꢝꢞꢆꢉꢁꢂꢈꢉꢆꢇ
ꢅ
ꢄꢁꢂ
ꢄ
ꢀꢄꢀꢃ
ꢀꢄꢆꢄ
ꢀꢄꢆꢃ
ꢀꢄꢃꢄ
ꢀꢄꢃꢃ
ꢀꢁꢅꢄ
ꢀꢁꢅꢃ
ꢀꢁꢂꢄ
ꢀꢁꢂꢃ
ꢀꢁꢂꢃꢂꢁꢄꢅ
ꢊ
ꢀ
ꢁꢀꢂꢃꢄ
ꢀꢁꢂ
ꢀꢆꢂꢃꢂ
ꢋ
ꢅ
ꢆꢁꢇꢈꢉꢊ
ꢀꢁ
ꢇ
ꢃꢁꢄꢈꢉ
ꢀꢁꢂ
ꢃꢁꢂ
ꢃ
ꢀꢁꢂ
ꢀ
ꢆꢄꢀ
ꢀ
ꢄꢀ
ꢇꢀ
ꢈꢀ
ꢉꢀ
ꢃꢀꢀ
ꢃꢄꢀ
ꢇꢀꢃ
ꢃ
ꢀꢃ
ꢁꢃ
ꢈꢃ
ꢂꢃ
ꢆꢃꢃ ꢆꢀꢃ
ꢛ !"ꢑ#ꢓ!ꢇꢂꢕ$%ꢕ&ꢐꢑ &ꢕꢇꢘꢇꢀꢀꢙꢀ
ꢛ !"ꢑ#ꢓ!ꢇꢂꢕ$%ꢕ&ꢐꢑ &ꢕꢇꢘꢇꢀꢀꢙꢀ
Rev.2.02 3/11/2004
www.SiliconStandard.com
3 of 7
SS431/G
TEST CIRCUITS
ꢀ ꢀꢁ
ꢀꢁꢂꢃꢄ
ꢀ
ꢀꢁ
ꢀꢁꢂꢃꢄ
ꢄꢅꢆꢇꢈ
ꢀꢀꢁ
ꢀ ꢁꢂꢂ
ꢀꢀꢁ
ꢄꢀꢁ
ꢍꢎ
ꢄꢁꢂꢃ
ꢌꢀꢁꢂ
ꢀꢁꢂꢃ
ꢍꢏ
ꢌꢀꢁꢐꢌꢀꢁꢂꢃꢑꢎꢒꢃꢍꢎꢓꢍꢏꢃꢔꢃꢒꢃꢕꢀꢁꢂꢃꢖꢃꢍꢎ
ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢆꢃꢄꢊꢋꢄ
ꢉꢇꢃꢍꢄꢌꢇꢁꢎꢄ
ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢆꢃꢄꢏꢋꢄ
ꢌꢉꢇꢃꢃꢐꢄꢌꢇꢁꢎꢄ
ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢆꢃꢄꢑꢋꢄ
ꢌ
ꢒꢎꢎꢄꢓꢃꢔꢃꢁꢄꢅꢉꢇꢇꢁꢕꢃꢄ
APPLICATION INFORMATION
Where:
T T =full temperature change.
VMAX
-
2
1
a VREF can be positive or negative depending on
whether the slope is positive or negative.
VDEV = VMAX-VMIN
VMIN
Example: VDEV= 7.0mV, VREF= 2495mV,
T T = 105°C, slope is negative.
-
2
1
7.0mV
ê2495mV
6
é
ù10
ú
û
ë
aVREF =
= - 27ppm/°C
105°C
T1
T2
TEMPERATURE
Note 4. The dynamic output impedance, R , is de-
fined as:
z
Deviation of reference input voltage, V DEV, is defined as
the maximum variation of the reference input voltage
over the full temperature range.
DVZ
RZ =
DIZ
When the device is programmed with two external re-
sistors, R1 and R2, (see Fig. 2), the dynamic output
impedance of the overall circuit, is defined as:
The average temperature coefficient of the reference in-
put voltage, a VREF is defined as:
é
ù
é
ù
VMAX - VMIN
VREF(at 25°C)
T2 - T1
VDEV
VREF(at 25°C)
T2 - T1
6
6
DV
DI
±
10
±
10
ú
R1
R2
ê
ú
ê
rz =
@ Rz
1+
ppm
ë
û
ë
û
DVREF
=
=
°C
Rev.2.02 3/11/2004
www.SiliconStandard.com
4 of 7
SS431/G
APPLICATION EXAMPLES
VIN
R1
I
OUT
R
CL
V
IN
SS431
RS
SS431
R1
IOUT=VREF/ RCL
IOUT=VREF /RS
Current Limiter or Current Source
Constant-Current Sink
VIN
RIN
V
VOUT
FUSE
R3
IN
V
OUT
R3
R1
R1
SS431
R2
SS431
R2
VOUT @ (1+R1/R2) x VREF
VLIMIT @ (1+R1/R2) x VREF
Higher-Current Shunt Regulator
Crow Bar
V
IN
R3
R1A
R2A
R1B
SS431
Output turns ON when
Low Limit <V < High Limit
IN
+
C1
SS431
V
R4
BE
R5
R2B
Low Limit@ VREF ( 1+ R1B/ R2B )+ VBE
High Limit @ VREF ( 1+ R1A/ R2A )
Over-Voltage/Under-Voltage Protection Circuit
Rev.2.02 3/11/2004
www.SiliconStandard.com
5 of 7
SS431/G
PHYSICAL DIMENSIONS SOT-23
ꢀ
ꢀ ꢁ
ꢀꢁꢂꢃ !
ꢅ
ꢂ"ꢄ
$%ꢆ$
ꢄ ꢂ
$%ꢇ$
ꢂꢅ#
$%ꢈ$
ꢁ ꢂ
ꢁ
ꢅꢉ
ꢅꢆ
ꢅꢇ
ꢊꢉ
ꢋ
ꢊ
+
+ꢉ
!
!ꢉ
ꢀ
&&
&&
$%$$
$%ꢉ$
$%($
$%ꢈ$
ꢆ%$$
ꢆ%)$
ꢆ%*$
ꢉ%*$
ꢆ%*$
ꢉ%*$
ꢆꢉ
&&
&&
ꢀ
$%'$
$%ꢇ$
ꢉ%'$
ꢆ%($
ꢆ%ꢆ*
ꢉ%ꢈ$
ꢆ%ꢆ*
ꢉ%ꢈ$
&&
$%)$
$%*$
ꢆ%ꢇ$
ꢇ%$$
ꢆ%'*
ꢉ%,$
ꢆ%'*
ꢉ%,$
&&
ꢃ
ꢃ ꢂ
ꢄ
ꢄ
ꢂ
ꢄ
ꢆ
ꢅ
ꢄ
ꢀ
ꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢁꢂꢃꢄꢅꢀꢅꢆꢆꢀ
SOT-89
ꢈꢁ
ꢁꢂꢃꢄꢅꢆꢀ
ꢃꢇꢈꢀ
ꢋꢌꢋꢍꢀ
ꢋꢌꢍꢏꢀ
ꢒꢌꢏꢍꢀ
ꢐꢌꢋꢍꢀ
ꢍꢌꢖꢒꢀ
ꢒꢌꢋꢘꢀ
ꢐꢌꢚꢎꢀ
ꢒꢌꢋꢍꢀ
ꢍꢌꢖꢏꢀ
ꢃꢉꢊꢀ
ꢋꢌꢎꢍꢀ
ꢋꢌꢐꢏꢀ
ꢒꢌꢓꢍꢀ
ꢐꢌꢎꢍꢀ
ꢍꢌꢋꢎꢀ
ꢒꢌꢏꢐꢀ
ꢖꢌꢍꢋꢀ
ꢒꢌꢎꢍꢀ
ꢍꢌꢋꢒꢀ
ꢂꢁ
ꢉꢀ
ꢄꢀ
ꢑꢀ
ꢔꢀ
ꢕꢀ
ꢗꢀ
ꢙꢀ
ꢛꢀ
ꢇꢀ
ꢃꢁ
ꢇꢁ
ꢆꢁ
ꢀꢁ
ꢄꢁ
ꢁ ꢁ ꢁ ꢅꢁ
ꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢁꢂꢃꢄꢅꢀꢅꢆꢆꢀ
Rev.2.02 3/11/2004
www.SiliconStandard.com
6 of 7
SS431/G
PHYSICAL DIMENSIONS TO-92
ꢊꢋ
ꢀ
ꢂꢆꢇ
ꢊꢋꢌꢍ
ꢏꢋꢐꢐ
ꢓ
ꢇꢄꢂ
ꢊꢋꢍꢎ
ꢏꢋꢊ
ꢂꢈꢉ
ꢊꢋꢎꢎ
ꢏꢋꢊꢑ
ꢓ
ꢀꢁꢂꢃꢄꢅ
ꢈ
ꢈꢏ
ꢒ
ꢂ
ꢔꢋꢊꢕ
ꢌꢋꢍꢐ
ꢌꢋꢐꢗ
ꢌꢋꢍꢑ
ꢏꢋꢐꢑ
ꢖꢏ
ꢖ
ꢘ
ꢌꢋꢐꢑ
ꢌꢋꢏꢌ
ꢌꢋꢊꢐ
ꢓ
ꢌꢋꢑꢕ
ꢌꢋꢌꢍ
ꢌꢋꢕꢊ
ꢓ
ꢁꢂꢀꢃꢄꢅꢆ
ꢇꢈꢀꢅꢂ
ꢊ
ꢙ
ꢁ
ꢅ
ꢏꢐꢋꢗꢕ
ꢏꢊꢋꢌꢗ ꢏꢌꢋꢔꢔ
ꢀ
ꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀꢁꢂꢃꢄꢅꢀꢆꢆꢀ
ꢉ
ꢀ
ORDERING INFORMATION
SS431(G)xBxx
TR: Tape and Reel Packing
Bandgap tolerance
B = 1%
Package type
N = SOT-23-3
T = TO-92
G = SOT-89
Lead finish option: G for Pb-free lead finish
Example: SS431GNBTR
SS431 with 1% tolerance in SOT-23-3 with pb-free lead
finish shipped on tape and reel
Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no
guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no
responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its
use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including
without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to
the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of
Silicon Standard Corporation or any third parties.
Rev.2.02 3/11/2004
www.SiliconStandard.com
7 of 7
相关型号:
©2020 ICPDF网 联系我们和版权申明