概述
数据手册SST25VF016B_13 概述
16 Mbit SPI Serial Flash 16兆位的SPI串行闪存
SST25VF016B_13 数据手册
通过下载SST25VF016B_13数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
SST's 25 series Serial Flash family features a four-wire, SPI-compatible interface
that allows for a low pin-count package which occupies less board space and ulti-
mately lowers total system costs. The SST25VF016B devices are enhanced with
improved operating frequency and lower power consumption. SST25VF016B SPI
serial flash memories are manufactured with SST's proprietary, high-performance
CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunnel-
ing injector attain better reliability and manufacturability compared with alternate
approaches.
Features
• Single Voltage Read and Write Operations
• Auto Address Increment (AAI) Programming
– 2.7-3.6V
– Decrease total chip programming time over Byte-Pro-
gram operations
• Serial Interface Architecture
• End-of-Write Detection
– SPI Compatible: Mode 0 and Mode 3
– Software polling the BUSY bit in Status Register
– Busy Status readout on SO pin in AAI Mode
• High Speed Clock Frequency
– Up to 80 MHz
• Hold Pin (HOLD#)
• Superior Reliability
– Suspends a serial sequence to the memory
without deselecting the device
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
• Write Protection (WP#)
• Low Power Consumption:
– Enables/Disables the Lock-Down function of the status
register
– Active Read Current: 10 mA (typical)
– Standby Current: 5 µA (typical)
• Software Write Protection
• Flexible Erase Capability
– Write protection through Block-Protection bits in status
register
– Uniform 4 KByte sectors
– Uniform 32 KByte overlay blocks
– Uniform 64 KByte overlay blocks
• Temperature Range
– Commercial: 0°C to +70°C
– Industrial: -40°C to +85°C
• Fast Erase and Byte-Program:
– Chip-Erase Time: 35 ms (typical)
– Sector-/Block-Erase Time: 18 ms (typical)
– Byte-Program Time: 7 µs (typical)
• Packages Available
– 8-lead SOIC (200 mils)
– 8-contact WSON (6mm x 5mm)
• All devices are RoHS compliant
www.microchip.com
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Product Description
SST’s 25 series Serial Flash family features a four-wire, SPI-compatible interface that allows for a low
pin-count package which occupies less board space and ultimately lowers total system costs. The
SST25VF016B devices are enhanced with improved operating frequency and even lower power con-
sumption than the original SST25VFxxxA devices. SST25VF016B SPI serial flash memories are man-
ufactured with SST’s proprietary, high-performance CMOS SuperFlash technology. The split-gate cell
design and thick-oxide tunneling injector attain better reliability and manufacturability compared with
alternate approaches.
The SST25VF016B devices significantly improve performance and reliability, while lowering power
consumption. The devices write (Program or Erase) with a single power supply of 2.7-3.6V for
SST25VF016B. The total energy consumed is a function of the applied voltage, current, and time of
application. Since for any given voltage range, the SuperFlash technology uses less current to pro-
gram and has a shorter erase time, the total energy consumed during any Erase or Program operation
is less than alternative flash memory technologies.
The SST25VF016B device is offered in both 8-lead SOIC (200 mils) and 8-contact WSON (6mm x
5mm) packages. See Figure 2 for pin assignments.
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
2
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Block Diagram
SuperFlash
Memory
X - Decoder
Address
Buffers
and
Latches
Y - Decoder
I/O Buffers
and
Control Logic
Data Latches
Serial Interface
CE# SCK SI SO WP# HOLD#
1271 B1.0
Figure 1: Functional Block Diagram
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
3
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Pin Description
1
2
3
4
8
7
6
5
CE#
SO
V
DD
1
2
3
4
8
7
6
5
CE#
V
DD
HOLD#
SCK
SI
SO
HOLD#
SCK
SI
Top View
Top View
WP#
WP#
V
V
SS
SS
1271 08-wson QA P2.0
1271 08-soic S2A P1.0
8-Lead SOIC
8-Contact WSON
Figure 2: Pin Assignments
Table 1: Pin Description
Symbol Pin Name
Functions
SCK
Serial Clock
To provide the timing of the serial interface.
Commands, addresses, or input data are latched on the rising edge of the clock
input, while output data is shifted out on the falling edge of the clock input.
SI
Serial Data Input
To transfer commands, addresses, or data serially into the device.
Inputs are latched on the rising edge of the serial clock.
SO
Serial Data Output To transfer data serially out of the device.
Data is shifted out on the falling edge of the serial clock.
Outputs Flash busy status during AAI Programming when reconfigured as RY/
BY# pin. See “Hardware End-of-Write Detection” on page 12 for details.
CE#
Chip Enable
Write Protect
The device is enabled by a high to low transition on CE#. CE# must remain low for
the duration of any command sequence.
WP#
The Write Protect (WP#) pin is used to enable/disable BPL bit in the status regis-
ter.
HOLD# Hold
To temporarily stop serial communication with SPI flash memory without resetting
the device.
VDD
VSS
Power Supply
Ground
To provide power supply voltage: 2.7-3.6V for SST25VF016B
T1.0 25044
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
4
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Memory Organization
The SST25VF016B SuperFlash memory array is organized in uniform 4 KByte erasable sectors with
32 KByte overlay blocks and 64 KByte overlay erasable blocks.
Device Operation
The SST25VF016B is accessed through the SPI (Serial Peripheral Interface) bus compatible protocol.
The SPI bus consist of four control lines; Chip Enable (CE#) is used to select the device, and data is
accessed through the Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK).
The SST25VF016B supports both Mode 0 (0,0) and Mode 3 (1,1) of SPI bus operations. The difference
between the two modes, as shown in Figure 3, is the state of the SCK signal when the bus master is in
Stand-by mode and no data is being transferred. The SCK signal is low for Mode 0 and SCK signal is
high for Mode 3. For both modes, the Serial Data In (SI) is sampled at the rising edge of the SCK clock
signal and the Serial Data Output (SO) is driven after the falling edge of the SCK clock signal.
CE#
MODE 3
MODE 0
MODE 3
MODE 0
SCK
SI
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
DON T CARE
MSB
HIGH IMPEDANCE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
SO
1271 SPIprot.0
Figure 3: SPI Protocol
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
5
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Hold Operation
The HOLD# pin is used to pause a serial sequence underway with the SPI flash memory without reset-
ting the clocking sequence. To activate the HOLD# mode, CE# must be in active low state. The HOLD#
mode begins when the SCK active low state coincides with the falling edge of the HOLD# signal. The
HOLD mode ends when the HOLD# signal’s rising edge coincides with the SCK active low state.
If the falling edge of the HOLD# signal does not coincide with the SCK active low state, then the device
enters Hold mode when the SCK next reaches the active low state. Similarly, if the rising edge of the
HOLD# signal does not coincide with the SCK active low state, then the device exits in Hold mode
when the SCK next reaches the active low state. See Figure 4 for Hold Condition waveform.
Once the device enters Hold mode, SO will be in high-impedance state while SI and SCK can be VIL or VIH.
If CE# is driven active high during a Hold condition, it resets the internal logic of the device. As long as
HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the
device, HOLD# must be driven active high, and CE# must be driven active low. See Figure 24 for Hold
timing.
SCK
HOLD#
Active
Hold
Active
Hold
Active
1271 HoldCond.0
Figure 4: Hold Condition Waveform
Write Protection
SST25VF016B provides software Write protection. The Write Protect pin (WP#) enables or disables
the lock-down function of the status register. The Block-Protection bits (BP3, BP2, BP1, BP0, and BPL)
in the status register provide Write protection to the memory array and the status register. See Table 4
for the Block-Protection description.
Write Protect Pin (WP#)
The Write Protect (WP#) pin enables the lock-down function of the BPL bit (bit 7) in the status register.
When WP# is driven low, the execution of the Write-Status-Register (WRSR) instruction is determined by
the value of the BPL bit (see Table 2). When WP# is high, the lock-down function of the BPL bit is disabled.
Table 2: Conditions to Execute Write-Status-Register (WRSR) Instruction
WP#
BPL
1
Execute WRSR Instruction
Not Allowed
L
L
0
Allowed
H
X
Allowed
T2.0 25044
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
6
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Status Register
The software status register provides status on whether the flash memory array is available for any
Read or Write operation, whether the device is Write enabled, and the state of the Memory Write pro-
tection. During an internal Erase or Program operation, the status register may be read only to deter-
mine the completion of an operation in progress. Table 3 describes the function of each bit in the
software status register.
Table 3: Software Status Register
Default at
Bit Name
Function
Power-up
Read/Write
0
BUSY
1 = Internal Write operation is in progress
0 = No internal Write operation is in progress
0
R
1
WEL
1 = Device is memory Write enabled
0
R
0 = Device is not memory Write enabled
2
3
4
5
6
BP0
BP1
BP2
BP3
AAI
Indicate current level of block write protection (See Table 4)
Indicate current level of block write protection (See Table 4)
Indicate current level of block write protection (See Table 4)
Indicate current level of block write protection (See Table 4)
1
1
1
0
0
R/W
R/W
R/W
R/W
R
Auto Address Increment Programming status
1 = AAI programming mode
0 = Byte-Program mode
7
BPL
1 = BP3, BP2, BP1, BP0 are read-only bits
0 = BP3, BP2, BP1, BP0 are read/writable
0
R/W
T3.0 25044
Busy
The Busy bit determines whether there is an internal Erase or Program operation in progress. A “1” for
the Busy bit indicates the device is busy with an operation in progress. A “0” indicates the device is
ready for the next valid operation.
Write Enable Latch (WEL)
The Write-Enable-Latch (WEL) bit indicates the status of the internal memory Write Enable Latch. If
the Write-Enable-Latch bit is set to “1”, it indicates the device is Write enabled. If the bit is set to “0”
(reset), it indicates the device is not Write enabled and does not accept any memory Write (Program/
Erase) commands. The Write-Enable-Latch bit is automatically reset under the following conditions:
•
•
•
•
Power-up
Write-Disable (WRDI) instruction completion
Byte-Program instruction completion
Auto Address Increment (AAI) programming is completed or reached its highest unpro-
tected memory address
•
•
•
•
Sector-Erase instruction completion
Block-Erase instruction completion
Chip-Erase instruction completion
Write-Status-Register instructions
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
7
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Auto Address Increment (AAI)
The Auto Address Increment Programming-Status bit provides status on whether the device is in Auto
Address Increment (AAI) programming mode or Byte-Program mode. The default at power up is Byte-
Program mode.
Block Protection (BP3,BP2, BP1, BP0)
The Block-Protection (BP3, BP2, BP1, BP0) bits define the size of the memory area, as defined in
Table 4, to be software protected against any memory Write (Program or Erase) operation. The Write-
Status-Register (WRSR) instruction is used to program the BP3, BP2, BP1 and BP0 bits as long as
WP# is high or the Block-Protect-Lock (BPL) bit is 0. Chip-Erase can only be executed if Block-Protec-
tion bits are all 0. After power-up, BP3, BP2, BP1 and BP0 are set to 1.
Block Protection Lock-Down (BPL)
WP# pin driven low (VIL), enables the Block-Protection-Lock-Down (BPL) bit. When BPL is set to 1, it
prevents any further alteration of the BPL, BP3, BP2, BP1, and BP0 bits. When the WP# pin is driven
high (VIH), the BPL bit has no effect and its value is “Don’t Care”. After power-up, the BPL bit is reset to
0.
Table 4: Software Status Register Block Protection for SST25VF016B1
Status Register Bit2
Protected Memory Address
16 Mbit
Protection Level
None
BP3
X
BP2
0
BP1
0
BP0
0
None
Upper 1/32
Upper 1/16
Upper 1/8
Upper 1/4
Upper 1/2
All Blocks
All Blocks
X
0
0
1
1F0000H-1FFFFFH
1E0000H-1FFFFFH
1C0000H-1FFFFFH
180000H-1FFFFFH
100000H-1FFFFFH
000000H-1FFFFFH
000000H-1FFFFFH
X
0
1
0
X
0
1
1
X
1
0
0
X
1
0
1
X
1
1
0
X
1
1
1
T4.0 25044
1. X = Don’t Care (RESERVED) default is “0
2. Default at power-up for BP2, BP1, and BP0 is ‘111’. (All Blocks Protected)
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
8
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Instructions
Instructions are used to read, write (Erase and Program), and configure the SST25VF016B. The
instruction bus cycles are 8 bits each for commands (Op Code), data, and addresses. Prior to execut-
ing any Byte-Program, Auto Address Increment (AAI) programming, Sector-Erase, Block-Erase, Write-
Status-Register, or Chip-Erase instructions, the Write-Enable (WREN) instruction must be executed
first. The complete list of instructions is provided in Table 5. All instructions are synchronized off a high
to low transition of CE#. Inputs will be accepted on the rising edge of SCK starting with the most signif-
icant bit. CE# must be driven low before an instruction is entered and must be driven high after the last
bit of the instruction has been shifted in (except for Read, Read-ID, and Read-Status-Register instruc-
tions). Any low to high transition on CE#, before receiving the last bit of an instruction bus cycle, will
terminate the instruction in progress and return the device to standby mode. Instruction commands
(Op Code), addresses, and data are all input from the most significant bit (MSB) first.
Table 5: Device Operation Instructions
Address Dummy
Data
Maximum
Instruction
Description
Op Code Cycle1
0000 0011b (03H)
0000 1011b (0BH)
Cycle(s)2 Cycle(s) Cycle(s) Frequency
Read
Read Memory at 25 MHz
Read Memory at 80 MHz
3
3
0
1
1 to
1 to
25 MHz
80 MHz
High-Speed
Read
4 KByte Sec-
tor-Erase3
Erase 4 KByte of
memory array
0010 0000b (20H)
0101 0010b (52H)
1101 1000b (D8H)
3
3
3
0
0
0
0
0
0
0
0
0
80 MHz
80 MHz
80 MHz
80 MHz
32 KByte
Erase 32 KByte block
of memory array
Block-Erase4
64 KByte
Erase 64 KByte block
of memory array
Block-Erase5
Chip-Erase
Erase Full Memory Array
0110 0000b (60H)
or
1100 0111b (C7H)
Byte-Program To Program One Data Byte 0000 0010b (02H)
3
3
0
0
1
80 MHz
80 MHz
AAI-Word-Pro- Auto Address Increment
1010 1101b (ADH)
2 to
gram6
Programming
RDSR7
Read-Status-Register
0000 0101b (05H)
0
0
0
0
1 to
80 MHz
80 MHz
EWSR
Enable-Write-Status-Reg- 0101b 0000b
0
ister
(50H)
WRSR
WREN
WRDI
RDID8
Write-Status-Register
Write-Enable
Write-Disable
Read-ID
0000 0001b (01H)
0000 0110b (06H)
0000 0100b (04H)
0
0
0
3
0
0
0
0
1
0
80 MHz
80 MHz
80 MHz
80 MHz
0
1001 0000b (90H)
or
1 to
1010 1011b (ABH)
JEDEC-ID
EBSY
JEDEC ID read
1001 1111b (9FH)
0
0
0
0
3 to
80 MHz
80 MHz
Enable SO to output RY/BY# 0111 0000b (70H)
0
status during AAI program-
ming
DBSY
Disable SO as RY/BY#
status during AAI program-
ming
1000 0000b (80H)
0
0
0
80 MHz
T5.0 25044
1. One bus cycle is eight clock periods.
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
9
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
2. Address bits above the most significant bit of each density can be VIL or VIH
.
3. 4KByte Sector Erase addresses: use AMS-A12, remaining addresses are don’t care but must be set either at VIL or VIH.
4. 32KByte Block Erase addresses: use AMS-A15, remaining addresses are don’t care but must be set either at VIL or VIH.
5. 64KByte Block Erase addresses: use AMS-A16, remaining addresses are don’t care but must be set either at VIL or VIH.
6. To continue programming to the next sequential address location, enter the 8-bit command, ADH, followed by 2 bytes of
data to be programmed. Data Byte 0 will be programmed into the initial address [A23-A1] with A0=0, Data Byte 1 will be
programmed into the
initial address [A23-A1] with A0=1.
7. The Read-Status-Register is continuous with ongoing clock cycles until terminated by a low to high transition on CE#.
8. Manufacturer’s ID is read with A0=0, and Device ID is read with A0=1. All other address bits are 00H. The Manufac-
turer’s ID and device ID output stream is continuous until terminated by a low-to-high transition on CE#.
Read (25 MHz)
The Read instruction, 03H, supports up to 25 MHz Read. The device outputs the data starting from the
specified address location. The data output stream is continuous through all addresses until termi-
nated by a low to high transition on CE#. The internal address pointer will automatically increment until
the highest memory address is reached. Once the highest memory address is reached, the address
pointer will automatically increment to the beginning (wrap-around) of the address space. Once the
data from address location 1FFFFFH has been read, the next output will be from address location
000000H.
The Read instruction is initiated by executing an 8-bit command, 03H, followed by address bits [A23-
A0]. CE# must remain active low for the duration of the Read cycle. See Figure 5 for the Read
sequence.
CE#
MODE 3
0
1
2
3
4
5
6
7
8
15 16
23
31
39
40
47 48
55 56
63 64
70
24
32
MODE 0
SCK
03
ADD.
MSB
HIGH IMPEDANCE
ADD.
ADD.
SI
MSB
N
OUT
N+1
N+2
N+3
N+4
D
OUT
D
D
D
D
OUT
OUT
OUT
SO
MSB
1271 ReadSeq.0
Figure 5: Read Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
10
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
High-Speed-Read (80 MHz)
The High-Speed-Read instruction supporting up to 80 MHz Read is initiated by executing an 8-bit com-
mand, 0BH, followed by address bits [A23-A0] and a dummy byte. CE# must remain active low for the
duration of the High-Speed-Read cycle. See Figure 6 for the High-Speed-Read sequence.
Following a dummy cycle, the High-Speed-Read instruction outputs the data starting from the speci-
fied address location. The data output stream is continuous through all addresses until terminated by a
low to high transition on CE#. The internal address pointer will automatically increment until the high-
est memory address is reached. Once the highest memory address is reached, the address pointer
will automatically increment to the beginning (wrap-around) of the address space. Once the data from
address location 1FFFFFH has been read, the next output will be from address location 000000H.
CE#
MODE 3
MODE 0
0
1
2
3
4 5 6 7 8
15 16
23 24
31 32
39 40
47 48
55 56
63 64
71 72
80
SCK
0B
ADD.
MSB
HIGH IMPEDANCE
ADD.
ADD.
X
SI
MSB
N
N+1
N+2
N+3
N+4
D
OUT
D
D
D
D
SO
OUT
OUT
OUT
OUT
MSB
1271 HSRdSeq.0
Note: X = Dummy Byte: 8 Clocks Input Dummy Cycle (V or V
)
IH
IL
Figure 6: High-Speed-Read Sequence
Byte-Program
The Byte-Program instruction programs the bits in the selected byte to the desired data. The selected
byte must be in the erased state (FFH) when initiating a Program operation. A Byte-Program instruction
applied to a protected memory area will be ignored.
Prior to any Write operation, the Write-Enable (WREN) instruction must be executed. CE# must remain
active low for the duration of the Byte-Program instruction. The Byte-Program instruction is initiated by
executing an 8-bit command, 02H, followed by address bits [A23-A0]. Following the address, the data is
input in order from MSB (bit 7) to LSB (bit 0). CE# must be driven high before the instruction is exe-
cuted. The user may poll the Busy bit in the software status register or wait TBP for the completion of
the internal self-timed Byte-Program operation. See Figure 7 for the Byte-Program sequence.
CE#
MODE 3
0
1
2
3
4
5
6
7
8
15 16
23
31
39
24
32
MODE 0
SCK
02
ADD.
MSB
ADD.
ADD.
D
IN
MSB LSB
SI
MSB
HIGH IMPEDANCE
SO
1271 ByteProg.0
Figure 7: Byte-Program Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
11
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Auto Address Increment (AAI) Word-Program
The AAI program instruction allows multiple bytes of data to be programmed without re-issuing the
next sequential address location. This feature decreases total programming time when multiple bytes
or entire memory array is to be programmed. An AAI Word program instruction pointing to a protected
memory area will be ignored. The selected address range must be in the erased state (FFH) when ini-
tiating an AAI Word Program operation. While within AAI Word Programming sequence, only the fol-
lowing instructions are valid: for software end-of-write detection—AAI Word (ADH), WRDI (04H), and
RDSR (05H); for hardware end-of-write detection—AAI Word (ADH) and WRDI (04H). There are three
options to determine the completion of each AAI Word program cycle: hardware detection by reading
the Serial Output, software detection by polling the BUSY bit in the software status register, or wait TBP.
Refer to“End-of-Write Detection” for details.
Prior to any write operation, the Write-Enable (WREN) instruction must be executed. Initiate the AAI
Word Program instruction by executing an 8-bit command, ADH, followed by address bits [A23-A0]. Fol-
lowing the addresses, two bytes of data are input sequentially, each one from MSB (Bit 7) to LSB (Bit
0). The first byte of data (D0) is programmed into the initial address [A23-A1] with A0=0, the second
byte of Data (D1) is programmed into the initial address [A23-A1] with A0=1. CE# must be driven high
before executing the AAI Word Program instruction. Check the BUSY status before entering the next
valid command. Once the device indicates it is no longer busy, data for the next two sequential
addresses may be programmed, followed by the next two, and so on.
When programming the last desired word, or the highest unprotected memory address, check the busy
status using either the hardware or software (RDSR instruction) method to check for program comple-
tion. Once programming is complete, use the applicable method to terminate AAI. If the device is in
Software End-of-Write Detection mode, execute the Write-Disable (WRDI) instruction, 04H. If the
device is in AAI Hardware End-of-Write Detection mode, execute the Write-Disable (WRDI) instruction,
04H, followed by the 8-bit DBSY command, 80H. There is no wrap mode during AAI programming
once the highest unprotected memory address is reached. See Figures 10 and 11 for the AAI Word
programming sequence.
End-of-Write Detection
There are three methods to determine completion of a program cycle during AAI Word programming:
hardware detection by reading the Serial Output, software detection by polling the BUSY bit in the Soft-
ware Status Register, or wait TBP. The Hardware End-of-Write detection method is described in the
section below.
Hardware End-of-Write Detection
The Hardware End-of-Write detection method eliminates the overhead of polling the Busy bit in the
Software Status Register during an AAI Word program operation. The 8-bit command, 70H, configures
the Serial Output (SO) pin to indicate Flash Busy status during AAI Word programming. (see Figure 8)
The 8-bit command, 70H, must be executed prior to initiating an AAI Word-Program instruction. Once
an internal programming operation begins, asserting CE# will immediately drive the status of the inter-
nal flash status on the SO pin. A ‘0’ indicates the device is busy and a ‘1’ indicates the device is ready
for the next instruction. De-asserting CE# will return the SO pin to tri-state. While in AAI and Hardware
End-of-Write detection mode, the only valid instructions are AAI Word (ADH) and WRDI (04H).
To exit AAI Hardware End-of-Write detection, first execute WRDI instruction, 04H, to reset the Write-
Enable-Latch bit (WEL=0) and AAI bit. Then execute the 8-bit DBSY command, 80H, to disable RY/
BY# status during the AAI command. See Figures 9 and 10.
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
12
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
CE#
SCK
MODE 3
MODE 0
0
1
2
3
4 5 6 7
70
SI
MSB
HIGH IMPEDANCE
SO
1271 EnableSO.0
Figure 8: Enable SO as Hardware RY/BY# During AAI Programming
CE#
MODE 3
0
1
2
3
4 5 6 7
MODE 0
SCK
80
SI
MSB
HIGH IMPEDANCE
SO
1271 DisableSO.0
Figure 9: Disable SO as Hardware RY/BY# During AAI Programming
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
13
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
CE#
0
7
0
7
0
7
8
15 16 23 24 31 32 39 40 47
0
7
8
15 16 23
MODE 3
SCK MODE 0
AD
SI
WREN
A
A
A
D0
D1
AD
D2
D3
EBSY
Load AAI command, Address, 2 bytes data
SO
Check for Flash Busy Status to load next valid1 command
CE# cont.
0
7
8
15 16 23
0
7
0
7
0
7
8
15
SCK cont.
SI cont.
D
n-1
D
WRDI
RDSR
AD
DBSY
n
Last 2
Data Bytes
WRDI followed by DBSY
to exit AAI Mode
D
OUT
SO cont.
Check for Flash Busy Status to load next valid1 command
Note: 1. Valid commands during AAI programming: AAI command or WRDI command
2. User must configure the SO pin to output Flash Busy status during AAI programming
1271 AAI.HW.3
Figure 10:Auto Address Increment (AAI) Word-Program Sequence with
Hardware End-of-Write Detection
Wait T or poll Software Status
BP
register to load next valid1 command
CE#
0
7
8
15 16 23 24 31 32 39 40 47
0
7
8
15 16 23
0
7
8
15 16 23
0
7
0
7
8
15
MODE 3
SCK MODE 0
SI
D
n-1
D
n
WRDI
RDSR
AD
A
A
A
D0
D1
AD
D2
D3
AD
Last 2
Data Bytes
WRDI to exit
AAI Mode
Load AAI command, Address, 2 bytes data
SO
D
OUT
Note: 1. Valid commands during AAI programming: AAI command, RDSR command, or WRDI command
1271 AAI.SW.1
Figure 11:Auto Address Increment (AAI) Word-Program Sequence with
Software End-of-Write Detection
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
14
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
4-KByte Sector-Erase
The Sector-Erase instruction clears all bits in the selected 4 KByte sector to FFH. A Sector-Erase
instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write-
Enable (WREN) instruction must be executed. CE# must remain active low for the duration of any com-
mand sequence. The Sector-Erase instruction is initiated by executing an 8-bit command, 20H, fol-
lowed by address bits [A23-A0]. Address bits [AMS-A12] (AMS = Most Significant address) are used to
determine the sector address (SAX), remaining address bits can be VIL or VIH. CE# must be driven high
before the instruction is executed. The user may poll the Busy bit in the software status register or wait
TSE for the completion of the internal self-timed Sector-Erase cycle. See Figure 12 for the Sector-
Erase sequence.
CE#
MODE 3
0
1
2
3
4
5
6
7
8
15 16
23
31
24
MODE 0
SCK
20
ADD.
MSB
ADD.
ADD.
SI
MSB
HIGH IMPEDANCE
SO
1271 SecErase.0
Figure 12:Sector-Erase Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
15
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
32-KByte and 64-KByte Block-Erase
The 32-KByte Block-Erase instruction clears all bits in the selected 32 KByte block to FFH. A Block-
Erase instruction applied to a protected memory area will be ignored. The 64-KByte Block-Erase instruc-
tion clears all bits in the selected 64 KByte block to FFH. A Block-Erase instruction applied to a protected mem-
ory area will be ignored. Prior to any Write operation, the Write-Enable (WREN) instruction must be executed.
CE# must remain active low for the duration of any command sequence. The 32-Kbyte Block-Erase
instruction is initiated by executing an 8-bit command, 52H, followed by address bits [A23-A0]. Address
bits [AMS-A15] (AMS = Most Significant Address) are used to determine block address (BAX), remaining
address bits can be VIL or VIH. CE# must be driven high before the instruction is executed. The 64-Kbyte Block-
Erase instruction is initiated by executing an 8-bit command D8H, followed by address bits [A23-A0]. Address bits
[AMS-A15] are used to determine block address (BAX), remaining address bits can be VIL or VIH. CE# must be
driven high before the instruction is executed. The user may poll the Busy bit in the software status register or
wait TBE for the completion of the internal self-timed 32-KByte Block-Erase or 64-KByte Block-Erase
cycles. See Figures 13 and 14 for the 32-KByte Block-Erase and 64-KByte Block-Erase sequences.
CE#
MODE 3
0
1
2
3
4
5
6
7
8
15 16
23
31
24
MODE 0
SCK
52
ADDR
MSB
ADDR ADDR
SI
MSB
HIGH IMPEDANCE
SO
1271 32KBklEr.0
Figure 13:32-KByte Block-Erase Sequence
CE#
MODE 3
0
1
2
3
4
5
6
7
8
15 16
23
31
24
MODE 0
SCK
D8
ADDR
MSB
ADDR
ADDR
SI
MSB
HIGH IMPEDANCE
SO
1271 63KBlkEr.0
Figure 14:64-KByte Block-Erase Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
16
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Chip-Erase
The Chip-Erase instruction clears all bits in the device to FFH. A Chip-Erase instruction will be ignored
if any of the memory area is protected. Prior to any Write operation, the Write-Enable (WREN) instruction
must be executed. CE# must remain active low for the duration of the Chip-Erase instruction sequence.
The Chip-Erase instruction is initiated by executing an 8-bit command, 60H or C7H. CE# must be driven
high before the instruction is executed. The user may poll the Busy bit in the software status register or wait
TCE for the completion of the internal self-timed Chip-Erase cycle. See Figure 15 for the Chip-Erase
sequence.
CE#
MODE 3
0
1
2
3
4
5
6
7
MODE 0
SCK
60 or C7
SI
MSB
HIGH IMPEDANCE
SO
1271 ChEr.0
Figure 15:Chip-Erase Sequence
Read-Status-Register (RDSR)
The Read-Status-Register (RDSR) instruction allows reading of the status register. The status register
may be read at any time even during a Write (Program/Erase) operation. When a Write operation is in
progress, the Busy bit may be checked before sending any new commands to assure that the new
commands are properly received by the device. CE# must be driven low before the RDSR instruction is
entered and remain low until the status data is read. Read-Status-Register is continuous with ongoing
clock cycles until it is terminated by a low to high transition of the CE#. See Figure 16 for the RDSR
instruction sequence.
CE#
MODE 3
MODE 0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SCK
SI
05
MSB
HIGH IMPEDANCE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SO
MSB
Status
Register Out
1271 RDSRseq.0
Figure 16:Read-Status-Register (RDSR) Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
17
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Write-Enable (WREN)
The Write-Enable (WREN) instruction sets the Write-Enable-Latch bit in the Status Register to 1 allow-
ing Write operations to occur. The WREN instruction must be executed prior to any Write (Program/
Erase) operation. The WREN instruction may also be used to allow execution of the Write-Status-Reg-
ister (WRSR) instruction; however, the Write-Enable-Latch bit in the Status Register will be cleared
upon the rising edge CE# of the WRSR instruction. CE# must be driven high before the WREN instruc-
tion is executed.
CE#
MODE 3
0
1 2 3 4 5 6 7
MODE 0
SCK
06
SI
MSB
HIGH IMPEDANCE
SO
1271 WREN.0
Figure 17:Write Enable (WREN) Sequence
Write-Disable (WRDI)
The Write-Disable (WRDI) instruction resets the Write-Enable-Latch bit and AAI bit to 0 disabling any
new Write operations from occurring. The WRDI instruction will not terminate any programming opera-
tion in progress. Any program operation in progress may continue up to TBP after executing the WRDI
instruction. CE# must be driven high before the WRDI instruction is executed.
CE#
MODE 3
0
1
2
3
4 5 6 7
MODE 0
SCK
04
SI
MSB
HIGH IMPEDANCE
SO
1271 WRDI.0
Figure 18:Write Disable (WRDI) Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
18
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Enable-Write-Status-Register (EWSR)
The Enable-Write-Status-Register (EWSR) instruction arms the Write-Status-Register (WRSR)
instruction and opens the status register for alteration. The Write-Status-Register instruction must be
executed immediately after the execution of the Enable-Write-Status-Register instruction. This two-
step instruction sequence of the EWSR instruction followed by the WRSR instruction works like SDP
(software data protection) command structure which prevents any accidental alteration of the status
register values. CE# must be driven low before the EWSR instruction is entered and must be driven
high before the EWSR instruction is executed.
Write-Status-Register (WRSR)
The Write-Status-Register instruction writes new values to the BP3, BP2, BP1, BP0, and BPL bits of
the status register. CE# must be driven low before the command sequence of the WRSR instruction is
entered and driven high before the WRSR instruction is executed. See Figure 19 for EWSR or WREN
and WRSR instruction sequences.
Executing the Write-Status-Register instruction will be ignored when WP# is low and BPL bit is set to
“1”. When the WP# is low, the BPL bit can only be set from “0” to “1” to lock-down the status register,
but cannot be reset from “1” to “0”. When WP# is high, the lock-down function of the BPL bit is disabled
and the BPL, BP0, and BP1 and BP2 bits in the status register can all be changed. As long as BPL bit
is set to 0 or WP# pin is driven high (VIH) prior to the low-to-high transition of the CE# pin at the end of
the WRSR instruction, the bits in the status register can all be altered by the WRSR instruction. In this
case, a single WRSR instruction can set the BPL bit to “1” to lock down the status register as well as
altering the BP0, BP1, and BP2 bits at the same time. See Table 2 for a summary description of WP#
and BPL functions.
CE#
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
STATUS
MODE 3
MODE 0
MODE 3
MODE 0
SCK
REGISTER IN
7 6 5 4
MSB
50 or 06
01
3 2 1 0
SI
MSB
MSB
HIGH IMPEDANCE
SO
1271 EWSR.0
Figure 19:Enable-Write-Status-Register (EWSR) or
Write-Enable (WREN) and Write-Status-Register (WRSR) Sequence
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
19
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
JEDEC Read-ID
The JEDEC Read-ID instruction identifies the device as SST25VF016B and the manufacturer as SST.
The device information can be read from executing the 8-bit command, 9FH. Following the JEDEC
Read-ID instruction, the 8-bit manufacturer’s ID, BFH, is output from the device. After that, a 16-bit
device ID is shifted out on the SO pin. Byte 1, BFH, identifies the manufacturer as SST. Byte 2, 25H,
identifies the memory type as SPI Serial Flash. Byte 3, 41H, identifies the device as SST25VF016B.
The instruction sequence is shown in Figure 20. The JEDEC Read ID instruction is terminated by a low
to high transition on CE# at any time during data output. If no other command is issued after executing
the JEDEC Read-ID instruction, issue a 00H (NOP) command before going into Standby Mode
(CE#=VIH).
CE#
MODE 3
MODE 0
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
SCK
SI
9F
HIGH IMPEDANCE
BF
25
41
SO
MSB
MSB
1271 JEDECID.1
Figure 20:JEDEC Read-ID Sequence
Table 6: JEDEC Read-ID Data
Device ID
Manufacturer’s ID
Memory Type
Byte 2
Memory Capacity
Byte1
BFH
Byte 3
41H
25H
T6.0 25044
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
20
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Read-ID (RDID)
The Read-ID instruction (RDID) identifies the devices as SST25VF016B and manufacturer as SST.
This command is backward compatible to all SST25xFxxxA devices and should be used as default
device identification when multiple versions of SPI Serial Flash devices are used in a design. The
device information can be read from executing an 8-bit command, 90H or ABH, followed by address
bits [A23-A0]. Following the Read-ID instruction, the manufacturer’s ID is located in address 00000H
and the device ID is located in address 00001H. Once the device is in Read-ID mode, the manufac-
turer’s and device ID output data toggles between address 00000H and 00001H until terminated by a
low to high transition on CE#.
Refer to Tables 6 and 7 for device identification data.
CE#
MODE 3
MODE 0
0
1
2
3
4
5
6
7
8
15 16
23
31
39
40
47 48
55 56
63
24
32
SCK
90 or AB
00
00
ADD1
MSB
SI
MSB
HIGH
IMPEDANCE
HIGH IMPEDANCE
Device ID
Device ID
BF
BF
SO
MSB
Note: The manufacturer s and device ID output stream is continuous until terminated by a low to high transition on CE#.
Device ID = 41H for SST25VF016B
1. 00H will output the manfacturer s ID first and 01H will output device ID first before toggling between the two.
1271 RdID.0
Figure 21:Read-ID Sequence
Table 7: Product Identification
Address
Data
Manufacturer’s ID
Device ID
00000H
BFH
SST25VF016B
00001H
41H
T7.0 25044
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
21
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Electrical Specifications
Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute
Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these conditions or conditions greater than those defined in the
operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating con-
ditions may affect device reliability.)
Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55°C to +125°C
Storage Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VDD+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . -2.0V to VDD+2.0V
Package Power Dissipation Capability (TA = 25°C). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W
Surface Mount Solder Reflow Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C for 10 seconds
Output Short Circuit Current1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
1. Output shorted for no more than one second. No more than one output shorted at a time.
Table 8: Operating Range
Range
Ambient Temp
0°C to +70°C
VDD
Commercial
Industrial
2.7-3.6V
2.7-3.6V
-40°C to +85°C
Table 9: AC Conditions of Test1
Input Rise/Fall Time
Output Load
CL = 30 pF
5ns
T9.1 25044
1. See Figures 26 and 27
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
22
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Table 10:DC Operating Characteristics
Limits
Symbol Parameter
Min
Max Units Test Conditions
IDDR
IDDR2
IDDR3
IDDW
ISB
Read Current
10
15
20
30
20
1
mA CE#=0.1 VDD/0.9 VDD@25 MHz, SO=open
mA CE#=0.1 VDD/0.9 VDD@50 MHz, SO=open
mA CE#=0.1 VDD/0.9 VDD@80 MHz, SO=open
mA CE#=VDD
Read Current
Read Current
Program and Erase Current
Standby Current
µA
µA
µA
V
CE#=VDD, VIN=VDD or VSS
VIN=GND to VDD, VDD=VDD Max
VOUT=GND to VDD, VDD=VDD Max
VDD=VDD Min
ILI
Input Leakage Current
Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage
Output Low Voltage
Output High Voltage
ILO
1
VIL
0.8
VIH
0.7 VDD
VDD-0.2
V
VDD=VDD Max
VOL
VOL2
VOH
0.2
0.4
V
IOL=100 µA, VDD=VDD Min
IOL=1.6 mA, VDD=VDD Min
IOH=-100 µA, VDD=VDD Min
V
V
T10.0 25044
Table 11:Capacitance (TA = 25°C, f=1 Mhz, other pins open)
Parameter
Description
Test Condition
VOUT = 0V
Maximum
12 pF
6 pF
1
COUT
Output Pin Capacitance
Input Capacitance
1
CIN
VIN = 0V
T11.0 25044
1. This parameter is measured only for initial qualification and after a design or process change that could affect this
parameter.
Table 12:Reliability Characteristics
Symbol
Parameter
Endurance
Data Retention
Latch Up
Minimum Specification
Units Test Method
1
NEND
10,000
100
Cycles JEDEC Standard A117
Years JEDEC Standard A103
1
TDR
1
ILTH
100 + IDD
mA
JEDEC Standard 78
T12.0 25044
1. This parameter is measured only for initial qualification and after a design or process change that could affect this
parameter.
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
23
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Table 13:AC Operating Characteristics
25 MHz
50 MHz
80 MHz
Symbol
Parameter
Serial Clock Frequency
Serial Clock High Time
Serial Clock Low Time
Serial Clock Rise Time (Slew Rate)
Serial Clock Fall Time (Slew Rate)
CE# Active Setup Time
CE# Active Hold Time
CE# Not Active Setup Time
CE# Not Active Hold Time
CE# High Time
Min
Max
25
Min
Max
50
Min
Max
80
Units
MHz
ns
1
FCLK
TSCKH
TSCKL
TSCKR
TSCKF
18
18
9
9
6
6
ns
2
0.1
0.1
10
0.1
0.1
5
0.1
0.1
5
V/ns
V/ns
ns
3
TCES
3
TCEH
10
5
5
ns
3
TCHS
10
5
5
ns
3
TCHH
10
5
5
ns
TCPH
TCHZ
TCLZ
TDS
100
50
50
ns
CE# High to High-Z Output
SCK Low to Low-Z Output
Data In Setup Time
15
8
7
ns
0
5
0
2
5
5
5
5
5
0
2
4
5
5
5
5
ns
ns
TDH
THLS
THHS
THLH
THHH
THZ
Data In Hold Time
5
ns
HOLD# Low Setup Time
HOLD# High Setup Time
HOLD# Low Hold Time
HOLD# High Hold Time
HOLD# Low to High-Z Output
HOLD# High to Low-Z Output
Output Hold from SCK Change
Output Valid from SCK
Sector-Erase
10
10
10
10
ns
ns
ns
ns
20
15
8
8
7
7
ns
TLZ
ns
TOH
TV
0
0
0
ns
15
25
25
50
10
8
6
ns
TSE
25
25
50
10
25
25
50
10
ms
ms
ms
TBE
Block-Erase
TSCE
TBP
Chip-Erase
Byte-Program
µs
T13.0 25044
1. Maximum clock frequency for Read Instruction, 03H, is 25 MHz
2. Maximum Rise and Fall time may be limited by TSCKH and TSCKL requirements
3. Relative to SCK.
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
24
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
T
CPH
CE#
T
T
T
CHS
CEH
CES
T
T
CHH
SCKF
SCK
T
T
DH
DS
T
SCKR
LSB
MSB
SI
SO
HIGH-Z
HIGH-Z
1271 SerIn.0
Figure 22:Serial Input Timing Diagram
CE#
T
T
SCKL
SCKH
SCK
T
OH
T
T
CHZ
CLZ
SO
SI
MSB
LSB
T
V
1271 SerOut.0
Figure 23:Serial Output Timing Diagram
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
25
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
CE#
SCK
T
T
HLS
T
HHH
HHS
T
HLH
T
HZ
T
LZ
SO
SI
HOLD#
1271 Hold.0
Figure 24:Hold Timing Diagram
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
26
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Power-Up Specifications
All functionalities and DC specifications are specified for a VDD ramp rate of greater than 1V per 100
ms (0v - 3.0V in less than 300 ms). See Table 14 and Figure 25 for more information.
Table 14:Recommended System Power-up Timings
Symbol
Parameter
Minimum
100
Units
µs
1
TPU-READ
VDD Min to Read Operation
VDD Min to Write Operation
1
TPU-WRITE
100
µs
T14.0 25044
1. This parameter is measured only for initial qualification and after a design or process change that could affect this
parameter.
VDD
VDD Max
Chip selection is not allowed.
Commands may not be accepted or properly
interpreted by the device.
VDD Min
TPU-READ
TPU-WRITE
Device fully accessible
Time
1271 PwrUp.0
Figure 25:Power-up Timing Diagram
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
27
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
V
IHT
V
V
HT
HT
INPUT
REFERENCE POINTS
OUTPUT
V
V
LT
LT
V
ILT
1271 IORef.0
AC test inputs are driven at VIHT (0.9VDD) for a logic “1” and VILT (0.1VDD) for a logic “0”. Mea-
surement reference points for inputs and outputs are VHT (0.6VDD) and VLT (0.4VDD). Input rise
and fall times (10% 90%) are <5 ns.
Note: VHT - VHIGH Test
VLT - VLOW Test
VIHT - VINPUT HIGH Test
VILT - VINPUT LOW Test
Figure 26:AC Input/Output Reference Waveforms
TO TESTER
TO DUT
C
L
1271 TstLd.0
Figure 27:A Test Load Example
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
28
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Product Ordering Information
SST 25 VF 016B
-
50
-
4C
-
S2AF
-
XX XX XXXX
-
XX
-
XX
XXXX
Environmental Attribute
F1 = non-Pb / non-Sn contact (lead) finish:
Nickel plating with Gold top (outer) layer
Package Modifier
A = 8 leads or contacts
Package Type
S2 = SOIC 200 mil body width
Q = WSON
Temperature Range
C = Commercial = 0°C to +70°C
I = Industrial = -40°C to +85°C
Minimum Endurance
4 = 10,000 cycles
Operating Frequency
50 = 50 MHz
75 = 75 MHz (80MHz)
Device Density
016 = 16 Mbit
Voltage
V = 2.7-3.6V
Product Series
25 = Serial Peripheral Interface flash
memory
1. Environmental suffix “F” denotes non-Pb/non-SN
solder.
SST non-Pb/non-Sn solder devices are “RoHS
Compliant”.
Valid combinations for SST25VF016B
SST25VF016B-50-4C-S2AF
SST25VF016B-50-4I-S2AF
SST25VF016B-75-4I-S2AF
SST25VF016B-50-4C-QAF
SST25VF016B-50-4I-QAF
SST25VF016B-75-4I-QAF
Note:Valid combinations are those products in mass production or will be in mass production. Consult your SST
sales representative to confirm availability of valid combinations and to determine availability of new combi-
nations.
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
29
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Packaging Diagrams
Pin #1
Identifier
TOP VIEW
SIDE VIEW
0.50
0.35
5.40
5.15
1.27 BSC
0.25
0.05
END VIEW
5.40
5.15
2.16
1.75
8.10
7.70
0°
8°
0.25
0.19
0.80
0.50
Note: 1. All linear dimensions are in millimeters (max/min).
2. Coplanarity: 0.1 mm
08-soic-EIAJ-S2A-3
1mm
3. Maximum allowable mold flash is 0.15 mm at the package ends and 0.25 mm between leads.
Figure 28: 8-lead Small Outline Integrated Circuit (SOIC) 200 mil body width (5.2mm x 8mm)
SST Package Code: S2A
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
30
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
TOP VIEW
SIDE VIEW
BOTTOM VIEW
Pin #1
0.2
Pin #1
Corner
1.27 BSC
4.0
5.00 0 .10
0.076
0.48
0.35
3.4
0.70
0.50
0.05 Max
6.00 0.10
0.80
0.70
CROSS SECTION
Note: 1. All linear dimensions are in millimeters (max/min).
2. Untoleranced dimensions (shown with box surround)
are nominal target dimensions.
0.80
0.70
3. The external paddle is electrically connected to the
die back-side and possibly to certain V leads.
1mm
SS
This paddle can be soldered to the PC board;
it is suggested to connect this paddle to the V of the unit.
8-wson-5x6-QA-9.0
SS
Connection of this paddle to any other voltage potential can
result in shorts and/or electrical malfunction of the device.
Figure 29:8-contact Very-very-thin Small Outline No-lead (WSON)
SST Package Code: QA
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
31
16 Mbit SPI Serial Flash
SST25VF016B
A Microchip Technology Company
Data Sheet
Table 15:Revision History
Revision
Description
Date
00
01
Apr 2005
•
•
•
•
•
•
Initial release of data sheet
Sep 2005
Jan 2006
Sep 2008
Corrected “JEDEC Read-ID” on page 20 including timing diagram
Corrected VHT and VLT values in Figure 26 on page 28
Migrated document to a Data Sheet
02
03
Updated Surface Mount Solder Reflow Temperature information
Edited Clock Frequency speed from 50 MHz to 80 MHz in Features, page
1
•
•
•
•
•
•
Revised Table 5 for 80 MHz
Edited High Speed Read for 80 MHz, page 10
Edited Table 8, page 21
Added 80 MHz columns to Table 12, page 22
Updated Product Ordering Information and Valid Combination, page 26
04
A
Jan 2011
Aug 2011
Updated “Auto Address Increment (AAI) Word-Program”, “End-of-Write
Detection”, and “Hardware End-of-Write Detection” on page 12.
Revised Figures 10 and 11 on page page 14.
Updated document to new format.
•
•
•
•
•
•
Added “Power-Up Specifications” on page 27
Updated Table 14 on page 27
Released document under letter revision system
Updated Spec number from S71271 to DS25044
ISBN:978-1-61341-524-5
© 2011 Silicon Storage Technology, Inc–a Microchip Technology Company. All rights reserved.
SST, Silicon Storage Technology, the SST logo, SuperFlash, MTP, and FlashFlex are registered trademarks of Silicon Storage Tech-
nology, Inc. MPF, SQI, Serial Quad I/O, and Z-Scale are trademarks of Silicon Storage Technology, Inc. All other trademarks and
registered trademarks mentioned herein are the property of their respective owners.
Specifications are subject to change without notice. Refer to www.microchip.com for the most recent documentation. For the most current
package drawings, please see the Packaging Specification located at http://www.microchip.com/packaging.
Memory sizes denote raw storage capacity; actual usable capacity may be less.
SST makes no warranty for the use of its products other than those expressly contained in the Standard Terms and Conditions of
Sale.
For sales office locations and information, please see www.microchip.com.
Silicon Storage Technology, Inc.
A Microchip Technology Company
www.microchip.com
©2011 Silicon Storage Technology, Inc.
DS25044A
08/11
32
SST25VF016B_13 相关器件
| 型号 | 制造商 | 描述 | 价格 | 文档 |
| SST25VF020 | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
| SST25VF020 | MICROCHIP | The SST serial flash family features a four-wire, SPI-compatible interface that allows for a low | 获取价格 |
|
| SST25VF020-20-4C-QAE | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
| SST25VF020-20-4C-QAE | MICROCHIP | 2M X 1 FLASH 2.7V PROM, PDSO8, 6 X 5 MM, ROHS COMPLIANT, WSON-8 | 获取价格 |
|
| SST25VF020-20-4C-S2AE | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
| SST25VF020-20-4C-SAE | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
| SST25VF020-20-4C-SAE-T | MICROCHIP | IC,SERIAL EEPROM,NOR FLASH,256KX8,CMOS,SOP,8PIN,PLASTIC | 获取价格 |
|
| SST25VF020-20-4E-QAE | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
| SST25VF020-20-4E-S2AE | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
| SST25VF020-20-4E-SAE | SST | 2 Mbit / 4 Mbit SPI Serial Flash | 获取价格 |
|
SST25VF016B_13 相关文章
Bourns 密封通孔金属陶瓷微调电位计产品选型手册(英文版)
- 2024-09-20
- 6
Bourns 精密环境传感器产品选型手册(英文版)
- 2024-09-20
- 9
Bourns POWrTher 负温度系数(NTC)热敏电阻手册 (英文版)
- 2024-09-20
- 8
Bourns GMOV 混合过压保护组件产品选型手册(英文版)
- 2024-09-20
- 6
