74LVX16240TTR [STMICROELECTRONICS]
16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (INVERTED), 5V TOLERANT INPUT; 具有三态输出的16位总线缓冲器(反相) , 5V输入容![74LVX16240TTR](http://pdffile.icpdf.com/pdf1/p00080/img/icpdf/74LVX16240_419533_icpdf.jpg)
型号: | 74LVX16240TTR |
厂家: | ![]() |
描述: | 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (INVERTED), 5V TOLERANT INPUT |
文件: | 总10页 (文件大小:229K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
74LVX16240
16-BIT BUS BUFFER
WITH 3-STATE OUTPUTS (INVERTED), 5V TOLERANT INPUT
■
■
■
HIGH SPEED: t = 5.3 ns (TYP.) at V = 3V
PD CC
5V TOLERANT INPUT
LOW POWER DISSIPATION:
I
= 4 µA (MAX.) at T =25°C
CC
A
■
■
■
■
■
INPUT VOLTAGE LEVEL : V = 0.8, V =2V
IL IH
AT V =3V
CC
TSSOP
TUBE
POWER DOWN PROTECTION ON INPUTS
& OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I | = I = 4 mA (MIN)
ORDER CODES
PACKAGE
OH
OL
BALANCED PROPAGATION DELAYS:
T & R
t
t
PLH
PHL
TSSOP
74LVX16240TTR
OPERATING VOLTAGE RANGE:
(OPR) = 2V to 3.6V (1.2V Data Retention)
V
CC
PIN CONNECTION
■
■
IMPROVED LATCH-UP IMMUNITY
LOW NOISE: V = 0.3V (TYP.) AT V =3V
OLP
CC
DESCRIPTION
The 74LVX16240 is an advanced high-speed
CMOS 16-BIT BUS BUFFER (3-STATE)
fabricated with sub-micron silicon gate and
2
double-layer metal wiring C MOS technology.
Any nG output control governs four BUS
BUFFERS. Output Enable inputs (nG) tied
together give full 16 bit operation.
When nG is LOW, the outputs are on. When nG is
HIGH, the output are in high impedance state.
This device is designed to be used with 3 state
memory address drivers, etc.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
February 2003
1/10
74LVX16240
INPUT EQUIVALENT CIRCUIT
IEC LOGIC SYMBOLS
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
1
1G
Output Enable Input
2, 3, 5, 6
8, 9, 11, 12
1Y1 to 1Y4 Data Outputs
2Y1 to 2Y4 Data Outputs
13, 14, 16, 17 3Y1 to 3Y4 Data Outputs
19, 20, 22, 23 4Y1 to 4Y4 Data Outputs
24
25
4G
3G
Output Enable Input
Output Enable Input
30, 29, 27, 26 4A1 to 4A4 Data Input
36, 35, 33, 32 3A1 to 3A4 Data Input
41, 40, 38, 37 2A1 to 2A4 Data Input
47, 46, 44, 43 1A1 to 1A4 Data Input
48
2G
Output Enable Input
4, 10, 15, 21,
28, 34, 39, 45
GND
Ground (0V)
V
7, 18, 31, 42
Positive Supply Voltage
CC
TRUTH TABLE
INPUTS
OUTPUT
Yn
G
An
L
L
L
H
X
H
L
H
Z
X : Don‘t Care
Z : High Impedance
2/10
74LVX16240
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
Supply Voltage
-0.5 to +7.0
-0.5 to +7.0
V
V
CC
V
DC Input Voltage
I
O
V
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
-0.5 to V + 0.5
V
CC
I
- 20
± 20
mA
mA
mA
mA
°C
IK
I
OK
I
± 25
O
I
or I
T
DC V or Ground Current
± 75
CC
GND
CC
Storage Temperature
-65 to +150
300
stg
T
Lead Temperature (10 sec)
°C
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
Supply Voltage (note 1)
Input Voltage
2 to 3.6
0 to 5.5
V
V
CC
V
I
V
Output Voltage
0 to V
V
O
CC
T
Operating Temperature
-55 to 125
0 to 100
°C
op
Input Rise and Fall Time (note 2) (V = 3.0)
CC
dt/dv
ns/V
1) Truth Table guaranteed: 1.2 to 3.6V
2) V from 0.8 to 2.0V
IN
3/10
74LVX16240
DC SPECIFICATIONS
Test Condition
Value
T
= 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
V
CC
(V)
Min. Typ. Max. Min. Max. Min. Max.
V
High Level Input
Voltage
2.0
3.0
3.6
2.0
3.0
3.6
2.0
1.5
2.0
2.4
1.5
2.0
2.4
1.5
2.0
2.4
IH
V
V
Low Level Input
Voltage
0.5
0.8
0.8
0.5
0.8
0.8
0.5
0.8
0.8
IL
V
V
V
High Level Output
Voltage
I =-50 µA
1.9
2.9
2.0
3.0
4.5
0.0
0.0
1.9
2.9
1.9
2.9
2.4
OH
O
I =-50 µA
3.0
3.0
2.0
3.0
3.0
O
I =-4 mA
2.58
2.48
O
V
Low Level Output
Voltage
I =50 µA
0.1
0.1
0.1
0.1
0.1
0.1
V
OL
O
I =50 µA
O
I =4 mΑ
0.36
0.44
0.55
O
Ioz
High Impedance
Output Leakage
Current
V = V or V
IL
I
IH
3.6
±0.25
± 2.5
± 2.5
µA
V
= V or GND
CC
O
I
Input Leakage
Current
I
V = 5V or GND
3.6
3.6
± 0.1
± 1
± 1
µA
µA
I
I
Quiescent Supply
Current
CC
V = V or GND
4
40
40
I
CC
4/10
74LVX16240
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3ns)
r
f
Test Condition
Value
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
T
= 25°C
Symbol
Parameter
A
V
C
L
(V) (pF)
CC
t
t
Propagation Delay
Time
2.7
2.7
15
50
15
5.7
8.0
5.3
9.0
12.3
8.4
1.0
1.0
1.0
10.5
14.0
10.0
1.0
1.0
1.0
10.5
14.0
10.0
PLH
PHL
ns
ns
(*)
3.3
3.3
(*)
50
15
50
15
50
50
50
50
50
7.8
7.0
9.6
6.6
9.1
11.9
11.0
15.1
10.6
14.1
1.0
1.0
1.0
1.0
1.0
1.0
1.0
13.5
13.5
16.5
12.5
16.0
16.5
16.0
1.5
1.0
1.0
1.0
1.0
1.0
1.0
1.0
13.5
13.5
16.5
12.5
16.0
16.5
16.0
1.5
t
t
Output Enable
Time
R = 1KΩ
2.7
2.7
PZL
PZH
L
R = 1KΩ
L
(*)
R = 1KΩ
3.3
3.3
L
(*)
R = 1KΩ
L
t
t
R = 1KΩ
2.7
10.8 15.0
10.3 14.0
1.5
PLZ
L
Output Disable
Time
ns
ns
(*)
(*)
(*)
PHZ
R = 1KΩ
3.3
3.3
3.3
L
t
t
OSLH
Output to Output
Skew time (note 1)
OSHL
1.0
1.0
1.0
(*) Voltage range is 3.3V ± 0.3V
Note 1 : Parameter guaranteed by design. t
= |t
- t
|, t
= |t
- t
|
soLH
pLHm pLHn soHL
pHLm pHLn
CAPACITIVE CHARACTERISTICS
Test Condition
Value
T
= 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
Min. Typ. Max. Min. Max. Min. Max.
C
Input Capacitance
6
8
10
10
10
pF
pF
IN
Output
Capacitance
C
OUT
C
Power Dissipation
Capacitance
(note 1)
PD
20
pF
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
PD
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
= C x V x f + I /8 (per circuit)
CC(opr)
PD CC IN CC
5/10
74LVX16240
DYNAMIC SWITCHING CHARACTERISTICS
Test Condition
Value
T
= 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
V
CC
(V)
Min. Typ. Max. Min. Max. Min. Max.
V
Dynamic Low
Voltage Quiet
Output (note 1, 2)
0.3
0.8
OLP
3.3
V
V
V
V
-0.8
2.0
-0.3
OLV
Dynamic High
Voltage Input
(note 1, 3)
V
C = 50 pF
L
3.3
3.3
IHD
Dynamic Low
Voltage Input
(note 1, 3)
V
0.8
ILD
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V ), 0V to threshold
ILD
(V ), f=1MHz.
IHD
TEST CIRCUIT
TEST
SWITCH
t
t
t
, t
Open
PLH PHL
, t
V
CC
PZL PLZ
, t
GND
PZH PHZ
C
R
R
=15/ 50pF or equivalent (includes jig and probe capacitance)
L
L
T
= R = 1KΩ or equivalent
1
= Z
of pulse generator (typically 50Ω
OUT
6/10
74LVX16240
WAVEFORM 1 : PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
7/10
74LVX16240
TSSOP48 MECHANICAL DATA
mm.
inch
TYP.
DIM.
MIN.
TYP
MAX.
1.2
MIN.
MAX.
0.047
0.006
A
A1
A2
b
0.05
0.15
0.002
0.9
0.035
0.17
0.09
12.4
0.27
0.20
12.6
0.0067
0.0035
0.488
0.011
0.0079
0.496
c
D
E
8.1 BSC
0.5 BSC
0.318 BSC
E1
e
6.0
6.2
0.236
0.244
0.0197 BSC
K
0˚
8˚
0˚
8˚
L
0.50
0.75
0.020
0.030
A2
A
K
L
b
e
A1
E
c
D
E1
PIN 1 IDENTIFICATION
1
7065588C
8/10
74LVX16240
Tape & Reel TSSOP48 MECHANICAL DATA
mm.
TYP
inch
TYP.
DIM.
MIN.
MAX.
330
MIN.
MAX.
12.992
0.519
A
C
12.8
20.2
60
13.2
0.504
0.795
2.362
D
N
T
30.4
8.9
1.197
0.350
0.524
0.067
0.161
0.476
Ao
Bo
Ko
Po
P
8.7
13.1
1.5
0.343
0.516
0.059
0.153
0.468
13.3
1.7
3.9
4.1
11.9
12.1
9/10
74LVX16240
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com
10/10
相关型号:
![](http://pdffile.icpdf.com/pdf1/p00080/img/page/74LVX16244_419534_files/74LVX16244_419534_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00080/img/page/74LVX16244_419534_files/74LVX16244_419534_2.jpg)
74LVX16244TTR
16-BIT BUS BUFFER (NON INVERTED) WITH 3-STATE OUTPUTS, 5V TOLERANT INPUT
STMICROELECTR
![](http://pdffile.icpdf.com/pdf1/p00080/img/page/74LVX16374_419536_files/74LVX16374_419536_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00080/img/page/74LVX16374_419536_files/74LVX16374_419536_2.jpg)
74LVX16374TTR
LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP FLOP (3-STATE) WITH 5V TOLERANT INPUTS
STMICROELECTR
©2020 ICPDF网 联系我们和版权申明