74VHC240T [STMICROELECTRONICS]

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS INVERTED; 八路总线缓冲器,具有3态输出INVERTED
74VHC240T
型号: 74VHC240T
厂家: ST    ST
描述:

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS INVERTED
八路总线缓冲器,具有3态输出INVERTED

总线驱动器 总线收发器 逻辑集成电路 光电二极管 输出元件
文件: 总8页 (文件大小:68K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74VHC240  
OCTAL BUS BUFFER  
WITH 3 STATE OUTPUTS (INVERTED)  
HIGH SPEED:tPD =3.6ns (TYP.) atVCC = 5V  
LOW POWER DISSIPATION:  
ICC =4 µA (MAX.) at TA =25 oC  
HIGH NOISEIMMUNITY:  
VNIH = VNIL =28% VCC (MIN.)  
POWERDOWN PROTECTIONON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|IOH| = IOL = 8 mA (MIN)  
BALANCEDPROPAGATIONDELAYS:  
tPLH tPHL  
M
T
(Micro Package)  
(TSSOPPackage)  
ORDER CODES :  
74VHC240M  
74VHC240T  
OPERATING VOLTAGERANGE:  
VCC (OPR)= 2V to 5.5V  
This device is designed to be used with 3 state  
memory address drivers, etc.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
PIN AND FUNCTION COMPATIBLEWITH  
74 SERIES240  
IMPROVED LATCH-UP IMMUNITY  
LOWNOISE:VOLP = 0.9V(Max.)  
DESCRIPTION  
The 74VHC240 is an advanced high-speed  
CMOS OCTAL BUS BUFFER (3-STATE)  
fabricated with sub-micron silicon gate and  
double-layermetal wiring C2MOS technology.  
G output enable governs four BUS BUFFERs.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/8  
June 1999  
74VHC240  
INPUT EQUIVALENT CIRCUIT  
PIN DESCRIPTION  
PIN No  
1
SYMBOL NAME AND FUNCTION  
1G Output Enable Input  
2,4,6,8  
9,7,5,3  
1A1to1A4 Data Inputs  
2Y1to2Y4 Data Outputs  
11,13, 15,17 2A1to2A4 Data Inputs  
18,16, 14,12 1Y1to1Y4 Data Outputs  
19  
10  
20  
2G  
GND  
VCC  
Output Enable Input  
Ground (0V)  
Positive Supply Voltage  
TRUTH TABLE  
INPUT  
OUTPUT  
G
L
An  
L
Yn  
H
L
H
L
H
X:”H” orL”  
X
Z
Z:Highimpedance  
ABSOLUTE MAXIMUM RATINGS  
Symbol  
Parameter  
Value  
Unit  
VCC  
VI  
Supply Voltage  
-0.5to+7.0  
-0.5to+7.0  
V
V
DC Input Voltage  
VO  
IIK  
DC Output Voltage  
DC Input Diode Current  
DC Output Diode Current  
DC Output Current  
-0.5toVCC +0.5  
-20  
V
mA  
mA  
mA  
mA  
oC  
oC  
IOK  
IO  
± 20  
± 25  
ICC orIGND DC VCC or Ground Current  
± 75  
Tstg  
Storage Temperature  
-65to+150  
TL  
Lead Temperature (10 sec)  
300  
AbsoluteMaximum Ratingsarethose values beyond whichdamage tothe device may occur. Functional operation under these condition isnot implied.  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
VCC  
VI  
Parameter  
Value  
2.0to5.5  
0to5.5  
Unit  
V
Supply Voltage  
Input Voltage  
V
VO  
Output Voltage  
0toVCC  
-40to+85  
V
oC  
Top  
Operating Temperature  
dt/dv  
0to100  
0to20  
ns/V  
ns/V  
Input Rise and Fall Time (see note 1) (VCC = 3.3 0.3V)  
±
(V CC = 5.0 ± 0.5V)  
1)VIN from30% to70%of VCC  
2/8  
74VHC240  
DC SPECIFICATIONS  
Symbol  
Parameter  
Test Conditions  
VCC  
(V)  
Value  
TA = 25 oC  
Min. Typ. Max. Min. Max.  
Unit  
-40 to 85 oC  
VIH  
VIL  
High Level Input  
Voltage  
2.0  
3.0 to 5.5  
2.0  
1.5  
1.5  
V
V
0.7VCC  
0.7VCC  
Low Level Input  
Voltage  
0.5  
0.5  
3.0 to 5.5  
2.0  
0.3VCC  
0.3VCC  
VOH  
High Level Output  
Voltage  
I =-50 A  
1.9  
2.9  
2.0  
3.0  
4.5  
1.9  
2.9  
µ
O
3.0  
I =-50 A  
µ
O
V
V
4.5  
I =-50 A  
4.4  
4.4  
µ
O
3.0  
IO=-4mA  
IO=-8mA  
2.58  
3.94  
2.48  
3.8  
4.5  
VOL  
Low Level Output  
Voltage  
2.0  
I =50 A  
0.0  
0.0  
0.0  
0.1  
0.1  
0.1  
0.1  
µ
O
3.0  
I =50 A  
µ
O
4.5  
I =50 A  
0.1  
0.1  
µ
O
3.0  
IO=4mA  
IO=8mA  
0.36  
0.36  
0.44  
0.44  
4.5  
IOZ  
High Impedance  
Output Leakage  
Current  
V = VIH orVIL  
VO =VCC orGND  
0.25  
±
2.5  
±
A
µ
I
5.5  
II  
Input Leakage Current  
0to5.5  
5.5  
VI =5.5Vor GND  
0.1  
1.0  
A
µ
±
±
ICC  
Quiescent Supply  
Current  
V =VCC orGND  
I
4
40  
A
µ
AC ELECTRICAL CHARACTERISTICS (Input tr = tf =3 ns)  
Symbol  
Parameter  
Test Condition  
Value  
TA = 25 oC  
Unit  
VCC  
CL  
-40 to 85 oC  
(V)  
(pF)  
Min. Typ. Max. Min. Max.  
(*)  
tPLH  
tPHL  
Propagation Delay  
Time  
3.3  
15  
50  
5.3  
7.8  
3.6  
5.1  
6.6  
9.1  
4.7  
6.2  
10.3  
6.7  
7.5  
11.0  
5.5  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
9.0  
12.5  
6.5  
(*)  
3.3  
ns  
ns  
(**)  
5.0  
15  
50  
15  
50  
15  
50  
50  
50  
50  
50  
(**)  
5.0  
7.5  
8.5  
(*)  
tPZL  
tPZH  
Output Enable Time  
Output Disable Time  
3.3  
RL =1K  
10.6  
14.1  
7.3  
12.5  
16.0  
8.5  
(*)  
3.3  
R =1K  
L
(**)  
5.0  
RL= 1KΩ  
(**)  
5.0  
R = 1K  
9.3  
10.5  
16.0  
10.5  
1.5  
L
(*)  
tPLZ  
tPHZ  
3.3  
RL =1KΩ  
14.0  
9.2  
ns  
ns  
(**)  
5.0  
R =1K  
L
(*)  
tOSLH Output to Output Skew  
tOSHL  
3.3  
1.5  
(**)  
Time (note 1)  
5.0  
1.0  
1.0  
(*) Voltagerangeis3.3V ± 0.3V  
(**) Voltagerange is 5V 0.5V  
±
Note1:Parameter guaranteed bydesign. tsoLH =|tpLHm-tpLHn|,tsoHL =|tpHLm -tpHLn  
|
3/8  
74VHC240  
CAPACITIVE CHARACTERISTICS  
Symbol  
Parameter  
Test Conditions  
Value  
TA = 25 oC  
Min. Typ. Max. Min. Max.  
Unit  
-40 to 85 oC  
CIN  
Input Capacitance  
4
6
10  
10  
pF  
pF  
pF  
COUT Output Capacitance  
CPD  
Power Dissipation  
17  
Capacitance (note 1)  
1)CPD isdefined as thevalue ofthe IC’sinternal equivalent capacitance whichiscalculated fromthe operating current consumption without load. (Referto  
TestCircuit).Average operating current can beobtained bythe followingequation. ICC(opr)= CPD VCC fIN + ICC/8(per Circuit)  
DYNAMIC SWITCHING CHARACTERISTICS  
Symbol  
Parameter  
Test Conditions  
VCC  
(V)  
Value  
TA = 25 oC  
Min. Typ. Max. Min. Max.  
Unit  
-40 to 85 oC  
VOLP  
VOLV  
Dynamic Low Voltage  
Quiet Output (note 1, 2)  
5.0  
0.6  
0.9  
-0.9  
3.5  
-0.6  
V
IHD  
Dynamic High Voltage  
Input (note 1, 3)  
5.0  
5.0  
CL = 50pF  
V
VILD  
Dynamic Low Voltage  
Input (note 1, 3)  
1.5  
1)Worstcase package.  
2)Max number ofoutputs defined as (n). Datainputs aredriven 0Vto5.0V, (n -1)outputs switching andone outputatGND.  
3)Max number ofdatainputs (n)switching.(n-1)switching 0Vto5.0V. Inputsunder testswitching: 5.0Vtothreshold (VILD),0V tothreshold (VIHD),f=1MHz.  
TEST CIRCUIT  
TEST  
SWITCH  
Open  
tPLH, tPHL  
tPZL, tPLZ  
tPZH, tPHZ  
VCC  
GND  
CL = 15/50 pF or equivalent (includes jig and probe capacitance)  
RL =R1 =1Korequivalent  
RT = ZOUT ofpulse generator (typically50)  
4/8  
74VHC240  
WAVEFORM 1: PROPAGATION DELAYS  
(f=1MHz; 50% duty cycle)  
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)  
5/8  
74VHC240  
SO-20 MECHANICAL DATA  
mm  
inch  
TYP.  
DIM.  
MIN.  
TYP.  
MAX.  
2.65  
0.20  
2.45  
0.49  
0.32  
MIN.  
MAX.  
0.104  
0.007  
0.096  
0.019  
0.012  
A
a1  
a2  
b
0.10  
0.004  
0.35  
0.23  
0.013  
0.009  
b1  
C
0.50  
0.020  
c1  
D
45 (typ.)  
12.60  
10.00  
13.00  
10.65  
0.496  
0.393  
0.512  
0.419  
E
e
1.27  
0.050  
0.450  
e3  
F
11.43  
7.40  
0.50  
7.60  
1.27  
0.75  
0.291  
0.19  
0.299  
0.050  
0.029  
L
M
S
8 (max.)  
P013L  
6/8  
74VHC240  
TSSOP20 MECHANICAL DATA  
mm  
inch  
TYP.  
DIM.  
MIN.  
TYP.  
MAX.  
1.1  
MIN.  
MAX.  
0.433  
0.006  
0.374  
0.0118  
0.0079  
0.260  
0.256  
0.176  
A
A1  
A2  
b
0.05  
0.85  
0.19  
0.09  
6.4  
0.10  
0.9  
0.15  
0.95  
0.30  
0.2  
0.002  
0.335  
0.0075  
0.0035  
0.252  
0.246  
0.169  
0.004  
0.354  
c
D
6.5  
6.4  
6.6  
0.256  
0.252  
E
6.25  
4.3  
6.5  
E1  
e
4.4  
4.48  
0.173  
0.65 BSC  
4o  
0.0256 BSC  
4o  
K
0o  
8o  
0o  
8o  
L
0.50  
0.60  
0.70  
0.020  
0.024  
0.028  
A2  
A
K
L
b
e
A1  
E
c
D
E1  
PIN 1 IDENTIFICATION  
1
7/8  
74VHC240  
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences  
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is  
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are  
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products  
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.  
The ST logo is a trademark of STMicroelectronics  
1999 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES  
Australia - Brazil - Canada - China -France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.  
http://www.st.com  
.
8/8  

相关型号:

74VHC240TTR

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
FAIRCHILD

74VHC240TTR

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, TSSOP-20
STMICROELECTR

74VHC240_04

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
FAIRCHILD

74VHC240_07

Octal Buffer/Line Driver with 3-STATE Outputs
FAIRCHILD

74VHC244

Octal Buffer/Line Driver with 3-STATE Outputs
FAIRCHILD

74VHC244

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON INVERTED
STMICROELECTR

74VHC244

Octal buffer/line driver; 3-state
NEXPERIA

74VHC244BQ

Octal buffer/line driver; 3-state
NEXPERIA

74VHC244D

Octal buffer/line driver; 3-state
NEXPERIA

74VHC244M

Octal Buffer/Line Driver with 3-STATE Outputs
FAIRCHILD

74VHC244M

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON INVERTED
STMICROELECTR

74VHC244M

带 3 状态输出的八路缓冲器/线路驱动器
ONSEMI