M54HC175K1 [STMICROELECTRONICS]
RAD-HARD QUAD D-TYPE FLIP FLOP WITH CLEAR; RAD - HARD QUAD D型触发器与Clear FLOP
| 型号： | M54HC175K1 |
| 厂家： | 
ST |
| 描述： | RAD-HARD QUAD D-TYPE FLIP FLOP WITH CLEAR |
| 文件： | 总10页 (文件大小：271K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
M54HC175
RAD-HARD QUAD D-TYPE FLIP FLOP WITH CLEAR
■
■
■
■
■
■
■
HIGH SPEED:
= 16 ns (TYP.) at V = 6V
t
PD
CC
LOW POWER DISSIPATION:
=4µA(MAX.) at T =25°C
I
CC
A
HIGH NOISE IMMUNITY:
= V = 28% V (MIN.)
V
NIH
NIL
CC
DILC-16
FPC-16
SYMMETRICAL OUTPUT IMPEDANCE:
|I | = I = 4mA (MIN)
OH
OL
BALANCED PROPAGATION DELAYS:
t
t
ORDER CODES
PACKAGE
PLH
PHL
WIDE OPERATING VOLTAGE RANGE:
(OPR) = 2V to 6V
FM
EM
V
CC
DILC
FPC
M54HC175D
M54HC175K
M54HC175D1
M54HC175K1
PIN AND FUNCTION COMPATIBLE WITH
54 SERIES 175
■
■
SPACE GRADE-1: ESA SCC QUALIFIED
50 krad QUALIFIED, 100 krad AVAILABLE ON
REQUEST
These four flip-flops are controlled by a clock input
(CLOCK) and clear input (CLEAR). The
a
■
■
NO SEL UNDER HIGH LET HEAVY IONS
IRRADIATION
DEVICE FULLY COMPLIANT WITH
SCC-9203-052
information data applied to the D inputs (1D to 4D)
are transferred to the outputs (1Q to 4Q and 1Q to
4Q) on the positive-going edge of the clock pulse.
The reset function is accomplished when the
CLEAR input is low and all Q outputs are low
regardless of other input conditions.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
DESCRIPTION
The M54HC175 is an high speed CMOS HEX
D-TYPE FLIP FLOP WITH CLEAR fabricated with
2
silicon gate C MOS technology.
PIN CONNECTION
April 2004
1/10
M54HC175
IEC LOGIC SYMBOLS
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN N°
SYMBOL
NAME AND FUNCTION
Asynchronous Master
Reset (Active Low)
1
CLEAR
1Q to 4Q
1Q to 4Q
1D to 4D
CLOCK
GND
2, 7, 10, 15
3, 6, 11, 14
4, 5, 12, 13
9
Flip-Flop Outputs
Complementary Flip-Flop
Outputs
Data Inputs
Clock Input (LOW to
HIGH, edge triggered)
8
Ground (0V)
V
16
Positive Supply Voltage
CC
TRUTH TABLE
INPUTS
OUTPUTS
FUNCTION
CLEAR
D
X
L
CLOCK
Q
L
Q
H
H
L
X
H
L
H
H
X
H
L
H
Qn
Qn
NO CHANGE
X : Don’t Care
2/10
M54HC175
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
Supply Voltage
-0.5 to +7
V
V
CC
V
DC Input Voltage
-0.5 to V + 0.5
I
CC
V
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
-0.5 to V + 0.5
V
O
CC
I
± 20
± 20
mA
mA
mA
mA
mW
°C
IK
I
OK
I
± 25
O
I
or I
DC V
or Ground Current
CC
± 50
CC
GND
P
Power Dissipation
300
D
T
Storage Temperature
Lead Temperature (10 sec)
-65 to +150
265
stg
T
°C
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
Supply Voltage
2 to 6
0 to V
V
V
CC
V
Input Voltage
I
CC
V
Output Voltage
0 to V
CC
V
O
T
Operating Temperature
Input Rise and Fall Time
-55 to 125
0 to 1000
0 to 500
0 to 400
°C
ns
ns
ns
op
V
V
V
= 2.0V
= 4.5V
= 6.0V
CC
CC
CC
t , t
r
f
3/10
M54HC175
DC SPECIFICATIONS
Test Condition
Value
T
= 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
V
CC
(V)
Min. Typ. Max. Min. Max. Min. Max.
V
High Level Input
Voltage
2.0
4.5
6.0
2.0
4.5
6.0
2.0
1.5
3.15
4.2
1.5
3.15
4.2
1.5
3.15
4.2
IH
V
V
V
Low Level Input
Voltage
0.5
1.35
1.8
0.5
1.35
1.8
0.5
1.35
1.8
IL
V
High Level Output
Voltage
I =-20 µA
1.9
4.4
5.9
2.0
4.5
6.0
1.9
4.4
1.9
4.4
OH
O
I =-20 µA
4.5
6.0
4.5
6.0
2.0
4.5
6.0
4.5
6.0
O
I =-20 µA
5.9
5.9
V
V
O
I =-4.0 mA
4.18 4.31
4.13
5.63
4.10
5.60
O
I =-5.2 mA
5.68
5.8
0.0
0.0
0.0
O
V
Low Level Output
Voltage
I =20 µA
0.1
0.1
0.1
0.1
0.1
0.1
0.1
OL
O
I =20 µA
O
I =20 µA
0.1
0.1
O
I =4.0 mA
0.17 0.26
0.18 0.26
0.33
0.33
0.40
0.40
O
I =5.2 mA
O
I
Input Leakage
Current
I
V = V or GND
6.0
6.0
± 0.1
± 1
± 1
µA
µA
I
CC
I
Quiescent Supply
Current
CC
V = V or GND
4
40
80
I
CC
4/10
M54HC175
AC ELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6ns)
L
r
f
Test Condition
Value
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
T
= 25°C
Symbol
Parameter
A
V
CC
(V)
t
t
Output Transition
Time
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
30
8
75
15
95
19
110
22
TLH THL
ns
ns
7
13
16
19
t
t
t
Propagation Delay
Time
60
19
16
50
16
14
13
52
61
28
7
150
30
190
38
225
45
PLH PHL
(CLOCK - Q, Q)
26
32
38
t
Propagation Delay
Time
125
25
155
31
190
38
PLH PHL
ns
(CLEAR - Q, Q)
21
26
32
f
Maximum Clock
Frequency
6.2
31
37
5
4.2
21
25
MAX
25
30
MHz
ns
t
t
Minimum Pulse
Width (CLOCK)
75
15
13
75
15
13
75
15
13
0
95
19
16
95
19
16
95
19
16
0
110
22
19
110
22
19
110
22
19
0
W(H)
W(L)
6
t
Minimum Pulse
Width (CLEAR)
28
7
W(L)
ns
6
t
Minimum Set-up
Time
28
7
s
ns
6
t
Minimum Hold
Time
h
0
0
0
ns
0
0
0
t
Minimum Removal
Time (CLEAR)
5
5
5
REM
5
5
5
ns
5
5
5
CAPACITIVE CHARACTERISTICS
Test Condition
Value
T
= 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
V
CC
(V)
Min. Typ. Max. Min. Max. Min. Max.
C
Input Capacitance
5.0
5
10
10
10
pF
pF
IN
C
Power Dissipation
Capacitance (note
1)
PD
5.0
47
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
PD
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
FLOP)
= C x V x f + I /4 (per FLIP/
CC(opr)
PD CC IN CC
5/10
M54HC175
TEST CIRCUIT
C
R
= 50pF or equivalent (includes jig and probe capacitance)
L
T
= Z
of pulse generator (typically 50Ω)
OUT
WAVEFORM 1: PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH (CLOCK), SETUP AND
HOLD TIME (D TO CLOCK) (f=1MHz; 50% duty cycle)
6/10
M54HC175
WAVEFORM 2:MINIMUM PULSE WIDTH (CLEAR) AND REMOVAL TIME (CLEAR TO CLOCK)
(f=1MHz; 50% duty cycle)
WAVEFORM 3: INPUT WAVEFORMS (f=1MHz; 50% duty cycle)
7/10
M54HC175
DILC-16 MECHANICAL DATA
mm.
inch
TYP.
DIM.
MIN.
TYP
MAX.
MIN.
MAX.
A
a1
a2
B
2.1
3.00
0.63
1.82
0.40
0.20
20.06
7.36
2.71
3.70
1.14
2.39
0.50
0.30
20.58
7.87
0.083
0.118
0.025
0.072
0.016
0.008
0.790
0.290
0.107
0.146
0.045
0.094
0.020
0.012
0.810
0.310
0.88
0.035
b
0.45
0.254
20.32
7.62
0.018
0.010
0.800
0.300
0.100
0.700
0.310
0.295
b1
D
e
e1
e2
e3
F
2.54
17.65
7.62
7.29
17.78
7.87
17.90
8.12
7.70
3.83
12.1
1.5
0.695
0.300
0.287
0.705
0.320
0.303
0.151
0.476
0.059
7.49
I
K
10.90
1.14
0.429
0.045
L
0056437F
8/10
M54HC175
FPC-16 MECHANICAL DATA
mm.
inch
TYP.
0.272
DIM.
MIN.
6.75
9.76
1.49
0.102
8.76
TYP
6.91
9.94
MAX.
7.06
MIN.
0.266
0.384
0.059
0.004
0.345
MAX.
0.278
0.399
0.077
0.006
0.355
A
B
C
D
E
F
10.14
1.95
0.392
0.127
8.89
1.27
0.43
0.152
9.01
0.005
0.350
0.050
0.017
G
H
L
0.38
6.0
0.48
0.015
0.237
0.738
0.013
0.019
18.75
0.33
22.0
0.43
0.867
0.017
M
N
0.38
4.31
0.015
0.170
G
D
F
H
16
9
A
N
L
1
8
H
M
E
B
C
0016030E
9/10
M54HC175
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com
10/10
相关型号：
M54HC190F1
HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16, FRIT SEALED, CERAMIC, DIP-16
STMICROELECTR
©2020 ICPDF网 联系我们和版权申明