STE100A [STMICROELECTRONICS]
PCI 10/100 Ethernet controller with integrated PHY (3.3V); 带集成PHY （ 3.3V ） PCI 10/100以太网控制器
| 型号： | STE100A |
| 厂家： | 
ST |
| 描述： | PCI 10/100 Ethernet controller with integrated PHY (3.3V) |
| 文件： | 总82页 (文件大小：797K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
STE10/100A
PCI 10/100 Ethernet controller with integrated PHY (3.3V)
Features
■ IEEE802.3u 100BASE-TX and IEEE802.3
10BASE-T compliant
■ Support for IEEE802.3x flow control
■ IEEE802.3u auto-negotiation support for
PQFP128 (14mm x 20mm x 2.7mm)
10BASE-T and 100BASE-TX
■ PCI bus interface rev. 2.2 compliant
Description
■ ACPI and PCI power management standard
compliant
The STE10/100A is a high performing PCI fast
ethernet controller with integrated physical layer
interface for 10BASE-T and 100BASE-TX
applications.
■ Support for PC99 wake on LAN
■ Provides 32-bit PCI bus master data transfer at
PCI clocks of 20-33 MHz
It was designed with advanced CMOS technology
to provide glueless 32-bit bus master interface for
PCI bus, boot ROM interface, CSMA/CD protocol
for fast ethernet, as well as the physical media
interface for 100BASE-TX of IEEE802.3u and
10BASE-T of IEEE802.3. The auto-negotiation
function is also supported for speed and duplex
detection.
■ Provides writable EEPROM/Boot rom interface
■ Provides independent transmission and
receiving FIFOs, each 2k bytes long
■ Supports big endian or little endian byte
ordering
■ ACPI and PCI compliant power management
functions offer significant power-savings
performance
The STE10/100A provides both half-duplex and
full-duplex operation, as well as support for full-
duplex flow control. It provides long FIFO buffers
for transmission and receiving, and early interrupt
mechanism to enhance performance. The
STE10/100A also supports ACPI and PCI
compliant power management function
■ Provides general purpose timers
■ 128-pin QFP package
February 2007
Rev 8
1/82
www.st.com
82
Contents
STE10/100A
Contents
1
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.1
1.2
Block diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Detailed features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2
3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.1
3.2
Initialization flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Network packet buffer management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3.2.1
3.2.2
Descriptor structure types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Descriptor management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.3
Transmit scheme and transmit early interrupt . . . . . . . . . . . . . . . . . . . . . 16
3.3.1
3.3.2
3.3.3
Transmit scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Transmit pre-fetch data flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Transmit early interrupt scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3.4
3.5
Receive scheme and receive early interrupt scheme . . . . . . . . . . . . . . . . 18
Network operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.5.1
3.5.2
3.5.3
MAC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Transceiver operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Flow control in full duplex application . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.6
3.7
LED display operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Reset operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.7.1
3.7.2
Reset whole chip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Reset transceiver only . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.8
3.9
Wake on LAN function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
ACPI power management function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.9.1
Power states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
4
Registers and descriptors description . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.1
STE10/100A configuration registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.1.1 STE10/100A configuration registers description . . . . . . . . . . . . . . . . . . 31
4.2
4.3
PCI control/status registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Transceiver(XCVR) registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
2/82
STE10/100A
Contents
4.4
Descriptors and buffer management . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
4.4.1
4.4.2
Receive descriptor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Transmit descriptor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
5
6
General EEPROM format description . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Electrical specifications and timings . . . . . . . . . . . . . . . . . . . . . . . . . . 71
6.1
Timing specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
7
8
9
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
3/82
Overview
STE10/100A
1
Overview
1.1
Block diagrams
Figure 1.
STE10/100A block diagram
Manchester
encoder
10 TX filter
Flow
control
Scrambler
Transmitter
4B/5B
DMA
125MHz
TX freq. synth.
25MHz
Auto-negociation
Tx FiFo
Rx FiFo
20MHz
Base line
restore
Adaptive
equalization
Descrambler
5B/4B
100 clock
recovery
10 clock
recovery
EMI
Manchester
decoder
Link polarity
PC00347
Figure 2.
STE10/100A system diagram
Serial EEPROM
Boot ROM
PCI
interface
Xfmr
Medium
STE10/100A
LEDs
25MHz crystal
PC00348
4/82
STE10/100A
Overview
1.2
Detailed features
FIFO
●
Provides independent transmission and receiving FIFOs, each 2k bytes long
●
●
●
Pre-fetches up to two transmit packets to minimize inter frame gap (IFG) to 0.96us
Retransmits collided packet without reload from host memory within 64 bytes.
Automatically retransmits FIFO under-run packet with maximum drain threshold until
3rd time retry failure threshold of next packet.
PCI interface
●
●
●
●
Provides 32-bit PCI bus master data transfer
Supports PCI clock with frequency from 0Hz to 33MHz
Supports network operation with PCI system clock from 20MHz to 33MHz
Provides performance meter and PCI bus master latency timer for tuning the threshold
to enhance the performance
●
●
●
Provides burst transmit packet interrupt and transmit/receive early interrupt to reduce
host CPU utilization
As bus master, supports memory-read, memory-read-line, memory-read-multiple,
memory-write, memory-write-and-invalidate command
Supports big or little endian byte ordering
EEPROM/Boot ROM interface
●
●
●
●
●
Provides writable flash ROM and EPROM as boot ROM, up to 128Kbit
Provides PCI to access boot ROM by byte, word, or double word
Re-writes flash boot ROM through I/O port by programming register
Provides serial interface for read/write 93C46 EEPROM
Automatically loads device ID, vendor ID, subsystem ID, subsystem vendor ID,
maximum-latency, and minimum-grand from the 64 byte contents of 93C46 after PCI
reset de-asserted
MAC/physical
●
●
●
Integrates the complete set of physical layer 100BASE-TX and 10BASE-T functions
Provides full-duplex operation in both 100Mbps and 10Mbps modes
Provides auto-negotiation (NWAY) function of full/half duplex operation for both 10 and
100 Mbps
●
●
●
●
●
Provides MLT-3 transceiver with DC restoration for base-line wander compensation
Provides transmit wave-shaper, receive filters, and adaptive equalizer
Provides MAC and transceiver (TXCVR) loop-back modes for diagnostic
Built-in stream cipher scrambler/ de-scrambler and 4B/5B encoder/decoder
Supports external transmit and receive transformer with 1:1 turn ratio
5/82
Overview
STE10/100A
LED display
Provides 2 LED display modes:
●
–
3 LED displays for
100Mbps (on) or 10Mbps (off) link (remains on when link ok) or activity (Blinks at
10Hz when receiving or transmitting collision-free) FD (Remains on when in full
duplex mode) or when collision detected (Blinks at 20Hz)
–
4 LED displays for:
100 link (On when 100M link ok)
10 link (On when 10M link ok)
Activity (Blinks at 10Hz when receiving or transmitting)
FD (Remains on when in full duplex mode) or when collision detected (Blinks at
20Hz)
●
If no LED is used, then: Pull the pins 90, 91, 92 of U4 to high with 4.7K resistor (see
STE10/100A evaluation board schematics for details)
6/82
STE10/100A
Pin description
2
Pin description
Figure 3.
Pin connection
7/82
Pin description
STE10/100A
Table 1.
Pin no.
Pin description
Name Type
Description
PCI bus interface
PCI interrupt request. STE10/100A asserts this signal when
one of the interrupt event is set.
113
114
INTA#
O/D
I
PCI reset signal to initialize the STE10/100A. The RST signal
should be asserted for at least 100µs to ensure that the
STE10/100A completes initialization. During the reset period,
all the output pins of STE10/100A will be placed in a high-
impedance state and all the O/D pins are floated.
RST#
PCI clock input to STE10/100A for PCI bus functions. The
Bus signals are synchronized relative to the rising edge of
PCI-CLK PCI-CLK must operate at a frequency in the range
between 20MHz and 33MHz to ensure proper network
operation.
116
PCI-CLK
I
PCI bus granted. This signal indicates that the STE10/100A
has been granted ownership of the PCI bus as a result of a
bus request.
117
118
GNT#
REQ#
I
PCI bus request. STE10/100A asserts this line when it needs
access to the PCI Bus.
O
The power management event signal is an open drain, active
low signal. The STE10/100A will assert PME# to indicate that
a power management event has occurred.
When WOL (bit 18 of CSR18) is set, the STE10/100A is
placed in wake on LAN mode. While in this mode, the
STE10/100A will activate the PME# signal upon receipt of a
magic packet frame from the network.
O
119
PME#
OD
In the wake on LAN mode, when LWS (bit 17 of CSR18) is
set, the LAN-wake signal follows HP’s protocol; otherwise, it
is IBM protocol.
120,121
123,124
126,127
1,2
AD-31,30
AD-29,28
AD-27,26
AD-25,24
AD-23,22
AD-21,20
AD-19,18
AD-17,16
AD-15,14
AD-13~10
AD-9
6,7
9,10
12,13
15,16
29,30
32~35
37
I/O
Multiplexed PCI bus address/data pins
41
AD-8
43,44
46,47
49,50
52,53
AD-7, 6
AD-5,4
AD-3,2
AD-1,0
8/82
STE10/100A
Pin description
Table 1.
Pin no.
Pin description (continued)
Name
Type
Description
3
C-BEB3
C-BEB2
C-BEB1
C-BEB0
17
28
42
I/O
Bus command and byte enable
Initialization device select. This signal is asserted when the
host issues configuration cycles to the STE10/100A.
4
IDSEL
I
18
20
21
FRAME#
IRDY#
I/O
I/O
I/O
Asserted by PCI bus master during bus tenure
Master device is ready to begin data transaction
Target device is ready to begin data transaction
TRDY#
Device select. Indicates that a PCI target device address has
been decoded
22
23
DEVSEL#
STOP#
I/O
I/O
PCI target device request to the PCI master to stop the
current transaction
Data parity error detected, driven by the device receiving
data
24
25
PERR#
SERR#
I/O
O/D
Address parity error
Parity. Even parity computed for AD[31:0] and C/BE[3:0];
master drives PAR for address and write data phase, target
drives PAR for read data phase.
26
PAR
I/O
Boot ROM/EEPROM interface
ROM data bus
BrA0~3
Provides up to 128Kbit EPROM or flash-ROM application
space.
56~59
61~66
80~86
87
BrA4~9
BrA10~15
BrA16/
This pin can be programmed as mode 2 LED display for full
duplex or collision status. It will be driven (LED on)
I/O
continually when a full duplex configuration is detected, or it
will be driven at a 20 Hz blinking frequency when a collision
status is detected in the half duplex configuration.
LED M2 -
Fd/Col
BootROM data bus (0~7)
EDO: Data output of serial EEPROM, data input to
STE10/100A
67~71
72
BrD0~4
BrD5/EDO
BrD6/EDI
BrD7/ECK
O
O/I
EDI: Data input to serial EEPROM, data output from
STE10/100A
73
O/O
O/O
74
ECK: Clock input to serial EEPROM, sourced by
STE10/100A
76
77
78
79
EECS
BrCS#
BrOE#
BrWE#
O
O
O
O
Chip select of serial EEPROM
BootROM chip select
BootROM read output enable for flash ROM application
BootROM write enable for flash ROM application.
9/82
Pin description
STE10/100A
Table 1.
Pin no.
Pin description (continued)
Name
Type
Description
Physical interface
25MHz reference clock input for physical portion. When an
external 25MHz crystal is used, this pin will be connected to
one of its terminals, and X2 will be connected to the other
terminal. If an external 25 MHz oscillator is used, then this
pin will be connected to the oscillator’s output pin.
98
97
X1
I
25MHz reference clock output for physical portion. When an
external 25MHz crystal is used, this pin will be connected to
one of the crystal terminals (see X1, above). If an external
clock source is used, then this pin should be left open.
X2
O
The differential transmit outputs of 100BASE-TX or 10BASE-
T, these pins connect directly to magnetic.
107,109
105,104
101
TX+, TX-
RX+, RX-
Iref
O
I
The differential receive inputs of 100BASE-TX or 10BASE-T,
these pins connect directly from magnetic.
Reference resistor connecting pin for reference current,
directly connects a 5KOhm 1% resistor to Vss.
O
LED display & miscellaneous
This pin can be programmed as mode 1 or mode 2:
For mode 1:
LED display for link and activity status. This pin will be driven
on continually when a good Link test is detected. This pin will
be driven at a 10Hz blinking frequency when either effective
receiving or transmitting is detected.
LED M1-
LK/Act
90
or
LED M2-
Act
O
For mode 2:
LED display for activity status. This pin will be driven at a
10Hz blinking frequency when either effective receiving or
transmitting is detected.
This pin can be programmed as mode 1 or mode 2:
For mode 1:
LED M1-
Speed
or
LED display for 100M b/s or 10M b/s speed. This pin will be
driven on continually when the 100M b/s network operating
speed is detected.
92
O
LED M2-
100 link
For mode 2:
LED display for 100Ms/s link status. This pin will be driven on
continually when 100Mb/s network operating speed is
detected.
10/82
STE10/100A
Pin description
Table 1.
Pin no.
Pin description (continued)
Name
Type
Description
This pin can be programmed as mode 1 or mode 2:
For mode 1:
LED display for full duplex or collision status. This pin will be
driven on continually when a full duplex configuration is
detected. This pin will be driven at a 20 Hz blinking frequency
when a collision status is detected in the half duplex
configuration.
LED M1-
Fd/Col
or
91
O
LED M2-
10 link
For mode 2:
LED display for 10Ms/s link status. This pin will be driven on
continually when 10Mb/s network operating speed is
detected.
When this pin is asserted, it indicates an auxiliary power
source is supported from the system.
89
88
Vaux-detect
Vcc-detect
I
I
When this pin is asserted, it indicates a PCI power source is
supported.
Pin no.
Name
Digital power pins
5,11,19,31,36,39,45,51,55,75,93,112,115,125
8,14,27,38,40,48,60,85,111,122,128
Vss
Vdd
Analog power pins
94,96,102,106,110
95,99,100,103,108
AVss
AVdd
11/82
Functional description
STE10/100A
3
Functional description
3.1
Initialization flow
Figure 4.
STE10/100A initialization flow
Search NIC
Get base IO address
Get IRQ value
Reset MAC (CSR0)
Reset PHY (XR0)
Yes
(Force media)
Program the media type to XR0
Need set
No
Read EEPROM from CSR9
Set physical address (CSR25, 26)
Set multimedia address table
(CSR27, 28)
Need set
No
Yes
A
Prepare transmit descriptor and buffer
Prepare receive descriptor and buffer
Install NIC ISR function
Open NIC interrupt
Enable Tx & Rx functions
END
PC00349
12/82
STE10/100A
Functional description
3.2
Network packet buffer management
3.2.1
Descriptor structure types
During normal network transmit operations, the STE10/100A transfers the data packets
from transmit buffers in the host’s memory to the STE10/100A’s transmit FIFO. For receive
operations, the STE10/100A transfers the data packet from its receive FIFO to receive
buffers in the host’s memory. The STE10/100A makes use of descriptors, data structures
which are built in host memory and contain pointers to the transmit and receive buffers and
maintain packet and frame parameters, status, and other information vital to controlling
network operation.
There are two types of structures employed to group descriptors, the Ring and the Chain,
both supported by the STE10/100A and shown below. The selection of structure type is
controlled by RCH (RDES1 bit 24) and TCH (TDES1 bit 24).
The transmit and receive buffers reside in the host’s memory. Any buffer can contain either a
complete or partial packet. A buffer may not contain more than one packet.
Ring structure
There are two buffers per descriptor in the ring structure. Support receive early interrupt.
Figure 5.
Frame buffer ring structure
Descriptor
CSR3 or CSR4
own
Descriptor pointer
Length 2 Length 1
Data buffer
Data
Buffer1 pointer
Buffer2 pointer
Length 1
Length 2
.
.
.
.
.
.
.
Data
End of ring
PC00350
13/82
Functional description
STE10/100A
Chain structure
There is only one buffer per descriptor in chain structure.
Figure 6.
Frame buffer chain structure
Descriptor
CSR3 or CSR4
Descriptor pointer
own
Length 1
---
Data buffer
Data
Buffer1 pointer
Length 1
Next pointer
own
Length 2
---
Buffer1 pointer
Next pointer
Data
Data
Length 2
own
Length 3
---
Buffer1 pointer
Next pointer
Length 3
.
.
.
.
.
.
PC00351
14/82
STE10/100A
Functional description
3.2.2
Descriptor management
OWN bit = 1, ready for network side access
OWN bit = 0, ready for host side access
Transmit descriptors
Figure 7.
Transmit descriptor management
Descriptor ring
0
1
1
1
0
Length 2 Length1
Buffer 1 pointer
Buffer 2 pointer
Ext packet to be transmitted
Data buffer
Data
Packet1
Packet1
Packet2
Own bit=1,
packet 1 and packet 2
are ready to transmit
Data
Empty descriptor pointer
·
·
·
End of ring
0
PC00352
15/82
Functional description
Receive descriptors
STE10/100A
Figure 8.
Receive descriptor management
0
Packet 2
Own bit = 1
Data
buffer
Next descriptor ready
for incoming packet
1
1
1
0
Filled descriptor pointer
Packet 1
•
•
•
0
End of ring
Packet 2
PC00353
16/82
STE10/100A
Functional description
3.3
Transmit scheme and transmit early interrupt
3.3.1
Transmit scheme
Figure 9.
Transmit scheme
Initialize descriptor
Place data in host memory
Set own bit to 1
Write Tx demand poll command
Own = 0
STE10/100
Exit
checks descriptor
Own = 1
Transfer data to Tx FIFO
Deferring OR data less
than Tx threshold?
Transmit data
across line
Write descriptor
Generate interrupt
Collision
occured?
Back-off
PC00354
17/82
Functional description
STE10/100A
3.3.2
Transmit pre-fetch data flow
–
–
–
Transmit FIFO size=2K-byte
Two packets in the FIFO at the same time
Meet the transmit min. back-to-back
Figure 10. Transmit pre-fetch data flow
Place the 1st packet data into host memory
Issue transmit demand
Transmit
threshold
IFG
FIFO-to-host memory operation (1st packet)
Transmit enable
1st packet
2nd packet
Check the
next packet
Place the 2nd packet data into host memory
Check point
1st packet is
transmitted, check
the 3rd packet
FIFO-to-host memory operation (2nd packet)
Place the 3rd packet data into host memory
Check point
FIFO-to-host memory operation (3rd packet)
Time
: handled by driver
: handled by STE10/100A
PC00355
3.3.3
Transmit early interrupt scheme
Figure 11. Transmit normal interrupt and early interrupt comparison
Host to TX-FIFO memory
operation
Transmit data from FIFO to media
Normal interrupt after transmit
completed
Driver return buffer to upper layer
Early interrupt after host to TX-
FIFO operation completed
Driver return buffer to upper layer
Time
The saved time when transmit
early interrupt is implemented
: handled by driver
: handled by STE10/100A
PC00356
18/82
STE10/100A
Functional description
3.4
Receive scheme and receive early interrupt scheme
The following figure shows the difference of timing without early interrupt and with early
interrupt.
Figure 12. Receive data flow (without early interrupt and with early interrupt)
Incoming packet
Receive FIFO operation
FIFO-to-host memory operation
Interrupt
Driver read header
Higher layer process
Driver read the rest data
Finish time
Receive early interrupt
Driver read header (early)
Higher layer process (early)
Driver read the rest data
Finish time
Time
: without early interrupt
: with early interrupt
PC00357
Figure 13. Detailed receive early interrupt flow
st
The size of 1
descriptor is
programmed as the
header size in
advance
FIFO-to-host memory operation
1st
descriptor
full
2
descriptor
Issue 2
interrupt at end
of packet
Receive early interrupt
Driver read header (early)
Higher layer process (early)
Driver read the rest data
Finish
Time
PC00358
19/82
Functional description
STE10/100A
3.5
Network operation
3.5.1
MAC operation
The MAC (Media access control) portion of STE10/100A incorporates the essential protocol
requirements for operating as an IEEE802.3 and ethernet compliant node.
Format
Table 2.
Format
Field
Description
A 7-byte field of (10101010b)
Preamble
Start frame diameter
Destination address
Source address
A 1-byte field of (10101011b)
A 6-byte field
A 6-byte field
A 2-byte field indicated the frame is in IEEE802.3 format or
ethernet format.
Length/type
IEEE802.3 format: 0000H ~ 05DCH for length field
Ethernet format: 05DD ~ FFFFH for type field
Data
CRC
46(1) ~ 1500 bytes of data information
A 32-bit cyclic redundancy code for error detection
1. If padding is disabled (TDES1 bit 23), the data field may be shorter than 46 bytes
Transmit data encapsulation
The differences between transmit data encapsulation and a MAC frame while operating in
100BASE-TX mode are listed as follows:
–
The first byte of the preamble is replaced by the JK code according to IEE802.3u,
clause 24.
–
After the CRC field of the MAC frame, the STE10/100A will insert the TR code
according to IEE802.3u, clause 24.
Receive data decapsulation
When operating in 100BASE-TX mode the STE10/100A detects a JK code in a preamble as
well as a TR code at the packet end. If a JK code is not detected, the STE10/100A will abort
the reception of the frame and wait for a new JK code detection. If a TR code is not
detected, the STE10/100A will report a CRC error.
Deferring
The inter-frame gap (IFG) time is divided into two parts:
–
FG1 time (64-bit time): If a carrier is detected on the medium during this time, the
STE10/100A will reset the IFG1 time counter and restart to monitor the channel for
an idle again.
–
IFG2 time (32-bit time): After counting the IFG2 time the STE10/100A will access
the channel even though a carrier has been sensed on the network.
20/82
STE10/100A
Functional description
Collision handling
The scheduling of re-transmissions are determined by a controlled randomization process
called “truncated binary exponential back-off”. At the end of enforcing a collision (jamming),
the STE10/100A delays before attempting to re-transmit the packet. The delay is an integer
multiple of slot time. The number of slot times to delay before the nth re-transmission
attempt is chosen as a uniformly distributed integer r in the range:
0 · r < 2k where k = min(n, 10)
3.5.2
Transceiver operation
The transceiver portion of the ste10/100a integrates the ieee802.3u compliant functions of
PCS (physical coding sub-layer), PMA (physical medium attachment) sub-layer, and PMD
(physical medium dependent) sub-layer for 100base-tx, and the ieee802.3 compliant
functions of manchester encoding/decoding and transceiver for 10base-t. All the functions
and operating schemes are described in the following sections.
100BASE-TX transmit operation
For 100BASE-TX transmissions, the STE10/100A transceiver provides the transmission
functions of PCS, PMA, and PMD for encoding of MII data nibbles into five-bit code-groups
(4B/5B), scrambling, serialization of scrambled code-groups, converting the serial NRZ code
into NRZI code, converting the NRZI code into MLT3 code, and then driving the MLT3 code
into the category 5 unshielded twisted pair cable through an isolation transformer with the
turns ratio of 1: 1.
Recommended transformers
HB626-1 from transpower technologies, 9410 prototype drive, suite #1, Reno, NV 89511.
Tel: (775) 852-0140 and H1102 from pulse engineering Inc., 12220 World Trade Drive, San
Diego, CA92128. Tel: (619) 674-8100.
Data code-groups encoder
In normal MII mode applications, the transceiver receives nibble type 4B data via the
TxD0~3 inputs of the MII. These inputs are sampled by the transceiver on the rising edge of
Tx-clk and passed to the 4B/5B encoder to generate the 5B code-group used by 100BASE-
TX.
Idle code-groups
In order to establish and maintain the clock synchronization, the transceiver must keep
transmitting signals to medium. The transceiver will generate Idle code-groups for
transmission when there is no actual data to be sent by MAC.
Start-of-stream delimiter-SSD (/J/K/)
In a transmission stream, the first 16 nibbles comprise the MAC preamble. In order to let a
network partner delineate the boundary of a data transmission sequence and to
authenticate carrier events, the transceiver will replace the first 2 nibbles of the MAC
preamble with /J/K/ code-groups.
21/82
Functional description
End-of-stream delimiter-ESD (/T/R/)
STE10/100A
In order to indicate the termination of normal data transmissions, the transceiver will insert 2
nibbles of /T/R/ code-group after the last nibble of the FCS.
Scrambling
All the encoded data (including the idle, SSD, and ESD code-groups) is passed to the data
scrambler to reduce EMI by spreading the power spectrum using a 10-bit scrambler seed
loaded at the beginning.
Data conversion of parallel to serial, NRZ to NRZI, NRZI to MLT3
After being scrambled, the 5B type transmission data at 25MHz will be converted to a
125HMz serial bit stream by the parallel-to-serial function. The bit stream will be further
converted from NRZ to NRZI format, unless the conversion function is bypassed by clearing
ENRZI (bit 7 of XR10) to 0. After NRZI conversion, the NRZI bit stream is passed through
MLT3 encoder to generate the TP-PMD specified MLT3 code. By using MLT3 code, the
frequency and energy content of the transmission signal is reduced in the UTP, making the
system more easily compliant to FCC EMI specifications.
Wave-shaper and media signal driver
In order to reduce the energy of the harmonic frequency of transmission signals, the
transceiver provides a wave-shaper prior the line driver to smooth the rising/falling edge of
transmission signals while maintaining the waveforms’ symmetry. The 100BASE-TX and
10BASE-T wave-shaped signals are both passed to the same media signal driver. This can
simplify system design by employing a single external magnetic connection.
100BASE-TX receiving operation
For 100BASE-TX receiving operation, the transceiver provides the receiving functions of
PMD, PMA, and PCS for incoming data signals through category 5 UTP cable and an
isolation transformer with a 1:1 turns ratio. The receive transceiver portion includes the
adaptive equalizer and baseline wander, MLT3 to NRZI data conversion, NRZI to NRZ
conversion, serial to parallel conversion, a PLL for clock and data recovery, de-scrambler,
and the 5B/4B decoder.
Adaptive equalizer and baseline wander
High speed signals over unshielded (or shielded) twisted pair cable will experience
attenuation and phase shift. These effects depend on the signal frequency, cable type, cable
length and the cable connectors. Robust circuits in the transceiver provide reliable adaptive
equalizer and baseline wander compensation for amplitude attenuation and phase shift due
to transmission line parasites.
MLT3 to NRZI decoder and PLL for data recovery
Following adaptive equalizer, baseline wander, the transceiver converts the resulting MLT3
to NRZI code, which is passed to the Phase Lock Loop circuits in order to extract the
synchronous clock and the original data.
22/82
STE10/100A
Data conversions of NRZI to NRZ and serial to parallel
Functional description
After the data is recovered, it will be passed to the NRZI-to-NRZ converter to produce a
125MHz serial bit stream. This serial bit stream will be packed to parallel 5B type for further
processing. The NRZI to NRZ conversion may be bypassed by clearing ENRZI (bit 7 of
XR10) to 0.
De-scrambling and decoding of 5B/4B
The parallel 5B type data is passed to the de-scrambler and 5B/4B decoder to restore it to
its original MII nibble representation.
Carrier sensing
The carrier sense (CRS) signal is asserted when the transceiver detects any 2 non-
contiguous zeros within any 10-bit boundary of the receiving bit stream. CRS is de-asserted
when ESD code-group or Idle code-group is detected. In half duplex mode, CRS is asserted
during packet transmission or receive; in full duplex mode, CRS is asserted only during
packet reception.
10BASE-T transmission operation
The parallel-to-serial converter, Manchester Encoder, Link test, Jabber and the transmit
wave-shaper and line driver functions described in the section of “Wave-Shaper and Media
Signal Driver” of “100BASE-T Transmission Operation” are also provided for 10BASE-T
transmission. Additionally, Collision detection and SQE test for half duplex application are
provided.
10BASE-T receive operation
Carrier sense function, receiving filter, PLL for clock and data recovery, Manchester
decoder, and serial to parallel converter functions are provided to support 10BASE-T
reception.
Loop-back operation of transceiver
●
The transceiver provides internal loop-back (also called transceiver loop-back)
operation for both 100BASE-TX and 10BASE-T operation. The loop-back function can
be enabled by setting XLBEN (bit 14 of XR0) to 1. In loop-back mode, the TX± and RX±
lines are isolated from the media. The transceiver also provides remote loop-back
operation for 100BASE-TX operation. The remote loop-back operation can be enabled
by setting ENRLB (bit 9 of XR10) to 1.
●
In 100BASE-TX internal loop-back operation, the data is routed from the transmit
output of NRZ-to-NRZI converter and looped back to the receive input of NRZI-to-NRZ
converter.
In 100BASE-TX remote loop-back operation, data is received from RX± pins and
passed through the receive path to the output of the data and clock recovery section,
and then looped back to the input of the NRZI-to-MLT3 converter and out to the
medium via the transmit line drivers.
In 10BASE-T loop-back operation, the data is passed through the transmit path to the
output of the Manchester encoder and then looped back into the input of the phase lock
loop circuit in the receive path.
23/82
Functional description
Full duplex and half duplex operation of transceiver
STE10/100A
The transceiver can operate in either full duplex or half duplex network applications. In full
duplex, both transmission and reception can take place simultaneously. In full duplex mode,
collision (COL) signal is ignored and carrier sense (CRS) signal is asserted only when the
transceiver is receiving.
In half duplex mode, transmission and reception can not take place simultaneously. In half
duplex mode, the collision signal is asserted when transmitted and received signals collide,
and carrier sense is asserted during both transmission and reception.
Auto-negotiation operation
The auto-negotiation function provides the means to exchange information between the
transceiver and the network partner to automatically configure both to take maximum
advantage of their abilities. The auto-negotiation function is controlled by ANEN (bit 12 of
XR0).
During auto-negotiation information is exchanged with the network partner using fast link
pulses (FLPs) - a burst of link pulses. There are 16 bits of signaling information contained in
the link pulses which advertise to the remote partner the capabilities which are represented
by the contents of ANA (register XR4). According to this information the partners find out
their highest common capabilities by following the priority sequence listed below:
–
–
–
–
100BASE-TX full duplex
100BASE-TX half duplex
10BASE-T full duplex
10BASE-T half duplex
During power-up or reset, if auto-negotiation is enabled, the FLPs will be transmitted and
the auto-negotiation function will proceed. Otherwise, auto-negotiation will not occur until
ANEN (bit 12 of XR0) is set to 1. When the auto-negotiation is disabled, then network speed
and duplex mode are selected by programming the XR0 register.
Power down operation
The transceiver is designed with a power-down feature which can reduce power
consumption significantly. Since the power supply of the 100BASE-TX and 10BASE-T
circuits are separate, the transceiver can turn off the circuit of either the 100BASE-TX or
10BASE-T when the other is active.
24/82
STE10/100A
Functional description
3.5.3
Flow control in full duplex application
The PAUSE function is used to inhibit transmission of data frames for a specified period of
time. The STE10/100A supports the full duplex protocol of IEEE802.3x. To support the
PAUSE function, the STE10/100A implements the MAC Control Sub-layer functions to
decode the MAC Control frames received from MAC control clients and to execute the
relative requests accordingly. When full duplex mode and the PAUSE function are selected
after Auto-Negotiation completes (refer to the configuration of XR8), the STE10/100A will
enable the PAUSE function for flow control in a full duplex application. In this section we will
describe how the STE10/100A implements the PAUSE function.
MAC control frame and PAUSE frame
Figure 14. MAC control frame format
6 octets Destination address
6 octets
Source address
2 octets
2 octets
Lenght/Type = 88-08h
MAC control Opcode
MAC control parameter
Reserved (pads with zeroes)
(min frame size – 160) / 8 octets
The MAC control frame is distinguished from other MAC frames only by its length/type field
identifier. The MAC control opcode defined in MAC control frame format for the PAUSE
function is 0001h, and the PAUSE time is specified in the MAC control parameters field with
2 octets, representing an unsigned integer, in units of slot-times. The range of possible
PAUSE times is 0 to 65535 slot-times.
A valid PAUSE frame issued by a MAC control client (for example, a switch or a bridge)
would contain:
–
The destination address, set to the globally assigned 48 bit mulitcast address 01-
80-C2-00-00-01, or to the unicast address to which the MAC control client
requests to inhibit its transmission of data frames.
–
–
The MAC control opcode field set to 0001h.
2 octets of PAUSE time specified in the MAC control parameter field to indicate the
length of time for which the destination is requested to inhibit data frame
transmission.
25/82
Functional description
Receive operation for PAUSE function
STE10/100A
Upon reception of a valid MAC Control frame, the STE10/100A will start a timer for the
length of time specified by the MAC control parameters field. When the timer value reaches
zero, the STE10/100A exits the PAUSE state. However, a PAUSE frame will not affect the
transmission of a frame that has been submitted to the MAC (i.e., once a transmit out of the
MAC is begun, it can’t be interrupted). Conversely, the STE10/100A will not begin to transmit
a frame more than one slot-time after valid PAUSE frame is received a with a non-zero
PAUSE time. If the STE10/100A receives a PAUSE frame with a zero PAUSE time value, the
STE10/100A exits the PAUSE state immediately.
Figure 15. Pause operation receive state diagram
Opcode = PAUSE function
Wait for transmission completed
Transmission_in_progress = false *
DA = (01-80-C2-00-00-01 + Phys-address)
DA ≠ (01-80-C2-00-00-01 + Phys-address)
PAUSE function
n_slots_rx = data [17:32]
Start pause_timer (n_slots_rx * slot_time)
UCT
END PAUSE
PC00359
26/82
STE10/100A
Functional description
3.6
LED display operation
The STE10/100A provides 2 LED display modes; the detailed descriptions of their operation
are described in the pin description section.
First mode – 3 LED displays
–
–
100Mbps (on) or 10Mbps (off)
Link (Remains on when link ok) or activity (Blinks at 10Hz when receiving or
transmitting collision-free)
–
FD (Remains on when in full duplex mode) or collision (Blinks at 20Hz when
collisions detected)
Second mode – 4 LED displays
–
–
–
–
100 Link (On when 100M link ok)
10 Link (On when 10M link ok)
Activity (Blinks at 10Hz when receiving or transmitting)
FD (Remains on when in full duplex mode) or collision (Blinks at 20Hz when
collisions detected)
3.7
Reset operation
3.7.1
Reset whole chip
There are two ways to reset the STE10/100A:
–
Hardware reset
Via RST# pin (to ensure proper reset operation, the RST# signal should be
asserted at least 100ms)
–
Software reset
Via SWR (bit 0 of CSR0) being set to 1 (the STE10/100A will reset all circuits
except the transceivers and configuration registers, set registers to their default
values, and will clear SWR) and set XRST(XR0, bit 15) to reset the transceivers.
3.7.2
Reset transceiver only
When XRST (bit 15 of XR0) is set to 1, the transceiver will reset its circuits, will initialize its
registers to their default values, and clear XRST.
27/82
Functional description
STE10/100A
3.8
Wake on LAN function
The STE10/100A can assert a signal to wake up the system when it has received a Magic
Packet from the network. The wake on LAN operation is described as follow.
The Magic Packet format
–
–
Valid destination address that can pass the address filter of the STE10/100A
Payload of the frame including at least 6 contiguous ‘FF’ followed immediately by
16 repetitions of IEEE address
–
–
The frame can contain multiple ‘six FF + sixteen IEEE address’ pattern
Valid CRC
The wake on LAN operation
The wake on LAN enable function is controlled by WOL (bit 18 of CSR18), which is loaded
from EEPROM after reset or programmed by driver software. If WOL is set and the
STE10/100A receives a Magic Packet, it will assert the PME# signal (active low) to indicate
reception of a wake up frame and will set the PME status bit (bit 15 of CSR20).
3.9
ACPI power management function
The STE10/100A has a built-in capability for power management (PM) which is controlled by
the host system.
The STE10/100A will provide:
–
–
–
–
Compatibility with device class power management reference specification
Network device class, draft proposal v0.9, october 1996
Compatibility with ACPI, Rev 1.0, december 22, 1996
Compatibility with PCI bus power management interface specification, Rev 1.0,
january 6, 1997
–
Compatibility with AMD Magic Packet™ Technology.
3.9.1
Power states
DO (Fully on)
In this state the STE10/100A operates with full functionality and consumes normal power.
While in the D0 state, if the PCI clock is lower than 16MHz, the STE10/100A may not
receive or transmit frames properly.
D1, D2, and D3
hot
In these states, the STE10/100A doesn’t respond to any accesses except configuration
space and full function context in place. The only network operation the STE10/100A can
initiate is a wake-up event.
D3
(Power removed)
cold
In this state all function context is lost. When power is restored, a PCI reset must be
asserted and the function will return to D0.
28/82
STE10/100A
D3
Functional description
(Software visible D3)
hot
When the STE10/100A is brought back to D0 from D3hot the software must perform a full
initialization.
The STE10/100A in the D3hot state responds to configuration cycles as long as power and
clock are supplied. This requires the device to perform an internal reset and return to a
power-up reset condition without the RST# pin asserted.
Table 3.
Power stage
Supported
actions to
function
Supported
actions from
function
Device PCI bus
Function
context
Clock
Power
state
state
Any PCI
transaction or
interrupt
Full function context
in place
Full
Any PCI
D0
B0
Full speed
Stopped to
power transaction
Configuration
maintained. No Tx
and Rx except wake- full speed
up events
PCI
configuration
access
Only wake-up
events
D1
D2
B0, B1
Configuration
Stopped to
maintained. No Tx
full speed
PCI
B0, B1,
B2
configuration
access(B0, B1)
and Rx
Configuration lost,
B0, B1, full initialization
PCI
Stopped to
D3hot
configuration
access(B0, B1)
B2
B3
required upon return full speed
to D0
All configuration lost.
Power-on defaults in
place on return to
No
D3cold
No clock
Power-on reset
power
D0
29/82
Registers and descriptors description
STE10/100A
4
Registers and descriptors description
Note:
There are three kinds of registers within the STE10/100A: STE10/100A configuration
registers, PCI control/status registers, and transceiver control/status registers.
The STE10/100A configuration registers are used to initialize and configure the
STE10/100A and for identifying and querying the STE10/100A.
The PCI control/status registers are used to communicate between the host and
STE10/100A. The host can initialize, control, and read the status of the STE10/100A
through mapped I/O or memory address space.
The STE10/100A contains 11 16-bit registers to supported transceiver control and status.
They include 7 basic registers which are defined according to clause 22 “Reconciliation
Sub-layer and Media Independent Interface” and clause 28 “Physical Layer link signaling for
10 Mb/s and 100 Mb/s auto-negotiation on twisted pair” of the IEEE802.3u standard. In
addition, 4 special registers are provided for advanced chip control and status.
The STE10/100A also provides receive and transmit descriptors for packet buffering and
management.
4.1
STE10/100A configuration registers
An STE10/100A software driver can initialize and configure the chip by writing its
configuration registers. The contents of configuration registers are set to their default values
upon power-up or whenever a hardware reset occurs, but their settings remain unchanged
whenever a software reset occurs. The configuration registers are byte, word, and double
word accessible.
Table 4.
Offset
STE10/100A configuration registers list
Index
Name
Description
Loaded device ID and vendor ID
00h
04h
08h
0ch
10h
14h
2ch
30h
34h
3ch
40h
80h
c0h
c4h
CR0
CR1
LID
CSC
CC
Configuration status and command
Class code and revision number
Latency timer
CR2
CR3
LT
CR4
IOBA
MBA
SID
IO base address
CR5
Memory base address
CR11
CR12
CR13
CR15
CR16
CR32
CR48
CR49
Subsystem ID and vendor ID
Boot ROM base address (ROM size = 128Kbit)
Capability pointer
BRBA
CP
CINT
DS
Configuration interrupt
Driver space for special purpose
Signature of STE10/100A
Power management register 0
Power management register 1
SIG
PMR0
PMR1
30/82
STE10/100A
Registers and descriptors description
Table 5.
STE10/100A configuration registers table
offset
b31
-----------
Device ID*
Status
b16
b15
----------
b0
00h
04h
Vendor ID(1)
Command
Base class
code
08h
Subclass
------
------
Revision #
Step #
0ch
10h
------
Latency timer
Base I/O address
Base memory address
Reserved
Cache line size
14h
18h~28h
2ch
Subsystem ID(1)
Subsystem vendor ID(1)
30h
Boot ROM base address
34h
Reserved
Min-Gnt(1)
Cap_Ptr
38h
Reserved
Interrupt pin
3ch
Max_Lat(1)
Reserved
Interrupt line
Reserved
40h
Driver space
80h
Signature of STE10/100A
Next_Item_Ptr
PMCSR
c0h
PMC
Cap_ID
c4h
Reserved
1. Automatically recalled from EEPROM when PCI reset is deserted
DS(40h), bit15-8, is read/write able register
SIG(80h) is hard wired register, read only
31/82
Registers and descriptors description
STE10/100A
4.1.1
STE10/100A configuration registers description
Table 6.
Bit #
Configuration registers description
Name Description
Default
RW type
CR0 (offset = 00h), LID - Loaded identification number of device and vendor
From
EEPROM
Loaded device ID, the device ID number loaded from
serial EEPROM
31~16
15~0
LDID
LVID
R/O
From
Loaded vendor ID, the vendor ID number loaded
from serial EEPROM
R/O
R/W
EEPROM
From EEPROM: Loaded from EEPROM
CR1 (offset = 04h), CSC - Configuration command and status
Status parity error.
1: means that STE10/100A detected a parity error.
This bit will be set even if the parity error response
(bit 6 of CR1) is disabled.
31
SPE
0
Status system error.
30
29
SES
SMA
0
0
0
R/W
R/W
R/W
1: means that STE10/100A asserted the system
error pin.
Status master abort.
1: means that STE10/100A received a master abort
and has terminated a master transaction.
Status target abort.
28
27
STA
---
1: means that STE10/100A received a target abort
and has terminated a master transaction.
Reserved
Status device select timing. Indicates the timing of
the chip’s assertion of device select.
26, 25
SDST
01
0
R/O
R/W
R/O
01: indicates a medium assertion of DEVSEL#.
Status data parity report.
1: when three conditions are met:
a. STE10/100A asserted parity error (PERR#) or it
detected parity error asserted by another device.
24
SDPR
b. STE10/100A is operating as a bus master.
c. STE10/100A’s parity error response bit (bit 6 of
CR1) is enabled.
Status fast back-to-back.
23
SFBB
---
1
Always 1, since STE10/100A has the ability to
accept fast back to back transactions.
22~21
Reserved
32/82
STE10/100A
Registers and descriptors description
Configuration registers description (continued)
Table 6.
Bit #
Name
Description
Default
RW type
New capabilities. Indicates whether the STE10/100A
provides a list of extended capabilities, such as PCI
power management.
Same as
bit 19 of
CSR18
20
NC
RO
1: the STE10/100A provides the PCI management
function.
0: the STE10/100A doesn’t provide new capabilities.
19~ 9
---
CSE
---
Reserved
Command system error response.
1: enable system error response. The STE10/100A
will assert SERR# when it finds a parity error during
the address phase.
8
7
1
0
1
R/W
R/W
R/W
Reserved
Command parity error response.
0: disable parity error response. STE10/100A will
ignore any detected parity error and keep on
operating. Default value is 0.
6
CPE
1: enable parity error response. STE10/100A will
assert system error (bit 13 of CSR5) when a parity
error is detected.
5~ 3
2
---
Reserved
Command master operation ability.
0: disable the STE10/100A bus master ability.
CMO
1: enable the PCI bus master ability. Default value is
1 for normal operation.
Command memory space access.
1
0
CMSA 0: disable the memory space access ability.
1: enable the memory space access ability.
1
1
R/W
R/W
Command I/O space access.
CIOSA 0: enable the I/O space access ability.
1: disable the I/O space access ability.
R/W: Read and write able. RO: Read able only.
CR2 (offset = 08h), CC - Class code and revision number
Base class code. It means STE10/100A is a network
controller.
31~24
BCC
02h
00h
RO
RO
Subclass code. It means STE10/100A is a fast
ethernet controller.
23~16
15~ 8
7 ~ 4
SC
---
Reserved
Revision number, identifies the revision number of
STE10/100A
RN
Ah
1h
RO
RO
Step number, identifies the STE10/100A steps
within the current revision
3 ~ 0
SN
RO: Read only
33/82
Registers and descriptors description
STE10/100A
RW type
Table 6.
Bit #
Configuration registers description (continued)
Name Description
Default
CR3 (offset = 0ch), LT - Latency timer
31~16
---
Reserved
Latency timer. This value specifies the latency timer
of the STE10/100A in units of PCI bus clock cycles.
Once the STE10/100A asserts FRAME#, the latency
timer starts to count. If the latency timer expires and
the STE10/100A is still asserting FRAME#, the
STE10/100A will terminate the data transaction as
soon as its GNT# is removed.
15~ 8
LT
40h
R/W
Cache line size. This value specifies the system
cache line size in units of 32-bit double words (DW).
The STE10/100A supports cache line sizes of 8, 16,
or 32 DW. CLS is used by the STE10/100A driver to
program the cache alignment bits (bit 14 and 15 of
CSR0) which are used for cache oriented PCI
commands, for example, memory-read-line,
memory-read-multiple, and memory-write-and-
invalidate.
7 ~ 0
CLS
08h
R/W
CR4 (offset = 10h), IOBA - I/O base address
I/O base address. This value indicate the base
31~ 7
6 ~ 1
0
IOBA
address of PCI control and status register
(CSR0~28), and transceiver registers (XR0~10).
0
1
R/W
RO
---
Reserved
I/O space indicator.
IOSI
1: means that the configuration registers map into
I/O space.
CR5 (offset = 14h), MBA - Memory base address
Memory base address. This value indicate the base
address of PCI control and status
register(CSR0~28), and transceiver
registers(XR0~10).
31~ 7
MBA
0
R/W
6 ~ 1
0
---
Reserved
Memory space indicator.
IOSI
0
RO
RO
1: means that the configuration registers map into
I/O space.
CR11 (offset = 2ch), SID - Subsystem ID
Subsystem ID. This value is loaded from EEPROM
as a result of power-on or hardware reset.
From
EEPROM
31~16
15~ 0
SID
Subsystem vendor ID. This value is loaded from
EEPROM as a result power-on or hardware reset.
From
EEPROM
SVID
RO
CR12 (offset = 30h), BRBA - Boot ROM base address. This register should be initialized before
accessing the boot ROM space.
34/82
STE10/100A
Registers and descriptors description
Configuration registers description (continued)
Table 6.
Bit #
Name
Description
Default
RW type
Boot ROM base address. This value indicates the
address mapping of the boot ROM field as well as
defining the boot ROM size. The values of bit 16~10
are set to 0 indicating that the STE10/100A supports
up to 128Kbit of boot ROM.
X: b31~17
0: b16~10
R/W
RO
31~10
BRBA
RO R/W
R/W
9 ~ 1
0
---
Reserved
Boot ROM enable. The STE10/100A will only enable
its boot ROM access if both the memory space
access bit (bit 1 of CR1) and this bit are set to 1.
BRE
0
R/W
1: enable boot ROM. (If bit 1 of CR1 is also set).
CR13 (offset = 34h), CP - Capabilities pointer
31~8
7~0
---
Reserved
CP
Capabilities pointer
C0h
RO
RO
RO
CR15 (offset = 3ch), CI - Configuration interrupt
Max_Lat register. This value indicates how often the
From
STE10/100A needs to access to the PCI bus in units
of 250ns. This value is loaded from serial EEPROM
as a result of power-on or hardware reset.
31~24
23~16
ML
EEPROM
Min_Gnt register. This value indicates how long the
STE10/100A needs to retain the PCI bus ownership
whenever it initiates a transaction, in units of 250ns.
This value is loaded from serial EEPROM as a result
power-on or hardware reset.
From
MG
EEPROM
Interrupt Pin. This value indicates one of four
interrupt request pins to which the STE10/100A is
connected.
15~ 8
7 ~ 0
IP
IL
01h
RO
01h: means the STE10/100A always connects to
INTA#.
Interrupt Line. This value indicates the system
interrupt request lines to which the INTA# of
STE10/100A is routed. The BIOS will fill this field
when it initializes and configures the system. The
STE10/100A driver can use this value to determine
priority and vector information.
0
R/W
CR16 (offset = 40h), DS - Driver space for special purpose
31~16
15~8
7 ~ 0
---
DS
---
Reserved
Driver space for implementation-specific purpose.
Since this area won’t be cleared upon software
reset, an STE10/100A driver can use this R/W area
as user-specified storage.
0
R/W
Reserved
CR32 (offset = 80h), SIG - Signature of STE10/100A
35/82
Registers and descriptors description
STE10/100A
Table 6.
Bit #
Configuration registers description (continued)
Name
Description
Default
RW type
31~16
15~0
DID
Device ID, the device ID number of the STE10/100A
2774h
RO
Vendor ID, the vendor ID number of
STMicroelectronics
VID
104Ah
RO
CR48 (offset = c0h), PMR0, Power management register 0
PME_Support.
The STE10/100A will assert PME# signal while in
the D0, D1, D2, D3hot and D3cold power state. The
STE10/100A supports Wake-up from the above five
31
30
29
28
27
PSD3c,
PSD3h,
PSD2,
PSD1,
PSD0
states. Bit 31 (support wake-up from D3cold) is
loaded from EEPROM after power-up or hardware
reset. To support the D3cold wake-up function, an
auxiliary power source will be sensed during reset
by the STE10/100A Vaux_detect pin. If sensed low,
PSD3c will be set to 0; if sensed high, and if D3CS
(bit 31of CSR18) is set (CSR18 bits 16~31 are
recalled from EEPROM at reset), then bit 31 will be
set to 1.
X1111b
RO
D2_Support. The STE10/100A supports the D2
Power management state.
26
25
D2S
D1S
1
1
RO
RO
D1_Support. The STE10/100A supports the D1
Power management state.
Aux current. These three bits report the maximum
3.3Vaux current requirements for STE10/100A chip.
If bit 31 of PMR0 is ‘1’, the default value is 111b,
meaning the STE10/100A needs 375 mA to support
remote wake-up in D3cold power state. Otherwise,
the default value is 000b, meaning the STE10/100A
does not support remote wake-up from D3cold
power state.
24~22
AUXC
XXXb
RO
RO
The device specific initialization bit indicates
whether any special initialization of this function is
required before the generic class device driver is
able to use it.
21
DSI
---
0
0: indicates that the function does not require a
device-specific initialization sequence following
transition to the D0 uninitialized state.
20
19
Reserved
PME Clock. Indicates that the STE10/100A does not
PMEC rely on the presence of the PCI clock for PME#
operation.
0
RO
RO
RO
Version. The value of 010b indicates that the
STE10/100A complies with revision 1.0a of the PCI
power management interface specification.
18~16
15~8
VER
NIP
010b
00h
Next item pointer. This value is always 0h, indicating
that there are no additional items in the capabilities
list.
36/82
STE10/100A
Registers and descriptors description
Configuration registers description (continued)
Table 6.
Bit #
Name
Description
Default
RW type
Capability identifier. This value is always 01h,
7~0
CAPID indicating the link list item as being the PCI power
management registers.
01h
RO
CR49 (offset = c4h), PMR1, Power management register 1
31~16
---
Reserved
PME_Status. This bit is set whenever the
STE10/100A detects a wake-up event, regardless of
the state of the PME-En bit.
Writing a “1” to this bit will clear it, causing the
STE10/100A to deassert PME# (if so enabled).
PMEST Writing a “0” has no effect.
15
X
R/W1C(1)
If PSD3c (bit 31 of PMR0) is cleared (i.e. it does not
support PME# generation from D3cold), this bit is by
default 0; otherwise, PMEST is cleared upon power-
up reset only and is not modified by either hardware
or software reset.
Data_Scale. Indicates the scaling factor to be used
when interpreting the value of the data register. This
field is required for any function that implements the
data register.
14,13
12~9
DSCAL
DSEL
00b
RO
The STE10/100A does not support data register and
Data_Scale.
Data_Select. This four bit field is used to select
which data is to be reported through the data
register and Data_Scale field. This field is required
for any function that implements the data register.
0000b
R/W
The STE10/100A does not support Data_select.
PME_En. When set, enables the STE10/100A to
assert PME#. When cleared, disables the PME#
assertion.
If PSD3c (bit 31 of PMR0) is cleared (i.e. it does not
support PME# generation from D3cold), this bit is by
default 0; otherwise, PME_En is cleared upon power
up reset only and is not modified by either hardware
or software reset.
8
PME_En
X
R/W
37/82
Registers and descriptors description
STE10/100A
RW type
Table 6.
Bit #
Configuration registers description (continued)
Name
Description
Default
000000b
7~2
---
Reserved
RO
PowerState. This two bit field is used both to
determine the current power state of the
STE10/100A and to place the STE10/100A in a new
power state. The definition of this field is given
below.
00b - D0
01b - D1
10b - D2
11b - D3hot
1,0
PWRS
00b
R/W
If software attempts to write an unsupported state to
this field, the write operation will complete normally
on the bus, but the data is discarded and no state
change occurs.
1. R/W1C: Read only and write one cleared
38/82
STE10/100A
Registers and descriptors description
4.2
PCI control/status registers
Table 7.
PCI control/status registers list
Offset from
base address
of CSR
Index
Name
Descriptions
00h
08h
10h
18h
20h
28h
30h
38h
40h
48h
50h
58h
60h
68h
70h
78h
80h
84h
88h
8ch
90h
94h
98h
9ch
a0h
a4h
a8h
ach
b0h
CSR0
CSR1
PAR
TDR
PCI access register
Transmit demand register
Receive demand register
Receive descriptor base address
Transmit descriptor base address
Status register
CSR2
RDR
RDB
TDB
CSR3
CSR4
CSR5
SR
CSR6
NAR
IER
Network access register
interrupt enable register
Lost packet counter
CSR7
CSR8
LPC
CSR9
SPR
Serial port register
CSR10
CSR11
CSR12
CSR13
CSR14
CSR15
CSR16
CSR17
CSR18
CSR19
CSR20
CSR21
CSR22
CSR23
CSR24
CSR25
CSR26
CSR27
CSR28
---
Reserved
TMR
---
Timer
Reserved
WCSR
WPDR
WTMR
ACSR5
ACSR7
CR
Wake-up control/status register
Wake-up pattern data register
Watchdog timer
Status register 2
Interrupt enable register 2
Command register
PCIC
PMCSR
---
PCI bus performance counter
Power management command and status
Reserved
---
Reserved
TXBR
FROM
PAR0
PAR1
MAR0
MAR1
Transmit burst counter/time-out register
Flash(boot) ROM port
Physical address register 0
Physical address register 1
Multicast address hash table register 0
Multicast address hash table register 1
39/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description
Name Description
Default
CSR0 (offset = 00h), PAR - PCI access register
31~25
---
Reserved
Memory write and invalidate enable.
1: enable STE10/100A to generate memory
write invalidate command. The STE10/100A will
generate this command while writing full cache
lines.
24
MWIE
0
R/W*
0: disable generating memory write invalidate
command. The STE10/100A will use memory
write commands instead.
Memory read line enable.
1: enable STE10/100A to generate memory read
line command when read access instruction
reaches the cache line boundary. If the read
access instruction doesn’t reach the cache line
boundary then the STE10/100A uses the
memory read command instead.
23
MRLE
0
R/W*
22
21
---
MRME
---
Reserved
Memory read multiple enable.
1: enable STE10/100A to generate memory read
multiple commands when reading a full cache
line. If the memory is not cache-aligned, the
STE10/100A uses the memory read command
instead.
0
R/W*
20~19
Reserved
Transmit auto-polling in transmit suspended
state.
00: disable auto-polling (default)
01: polling own-bit every 200 us
10: polling own-bit every 800 us
11: polling own-bit every 1600 us
18,17
16
TAP
---
00
R/W*
Reserved
Cache alignment. Address boundary for data
burst, set after reset
00: reserved (default)
15, 14
CAL
00
R/W*
R/W*
01: 8 DW boundary alignment
10: 16 DW boundary alignment
11: 32 DW boundary alignment
Programmable burst length. This value defines
the maximum number of DW to be transferred in
one DMA transaction.
13 ~ 8
PBL
000000
Value: 0 (unlimited), 1, 2, 4, 8, 16 (default), 32
40/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Big or little endian selection.
7
6 ~ 2
1
BLE
0: little endian (for example INTEL)
1: big endian (only for data buffer)
0
R/W*
Descriptor skip length. Defines the gap between
two descriptors in the units of DW.
DSL
BAR
0
0
R/W*
R/W*
Bus arbitration
0: receive operations have higher priority
1: transmit operations have higher priority
Software reset
1: Reset all internal hardware (excluding
transceivers and configuration registers). This
signal will be cleared by the STE10/100A itself
after the reset process is completed.
0
SWR
0
R/W*
R/W* = Before writing the transmit and receive operations should be stopped.
CSR1 (offset = 08h), TDR - Transmit demand register
Transmit poll demand.
While the STE10/100A is in the suspended
state, a write to this register (any value) will
trigger the read-tx-descriptor process, which
checks the own-bit; if set, the transmit process is
then started.
31~ 0
TPDM
FFFFFFFFh
R/W*
R/W* = Before writing the transmit process should be in the suspended state
CSR2 (offset = 10h), RDR - Receive demand register
Receive poll demand.
While the STE10/100A is in the suspended
state, a write to this register (any value) will
trigger the read-rx-descriptor process, which
checks the own-bit, if set, the process to move
data from the FIFO to buffer is then started.
31 ~ 0
RPDM
FFFFFFFFh
R/W*
R/W* = Before writing the receive process should be in the suspended state
CSR3 (offset = 18h), RDB - Receive descriptor base address
31~ 2
1, 0
SAR
Start address of receive descriptor
Must be 00, DW boundary
0
R/W*
RBND
00
RO
R/W* = Before writing the receive process should be stopped
CSR4 (offset = 20h), TDB - Transmit descriptor base address
31~ 2
1, 0
SAT
Start address of transmit descriptor
Must be 00, DW boundary
0
R/W*
TBND
00
RO
R/W* = Before writing the transmit process should be stopped
41/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name Description
Default
CSR5 (offset = 28h), SR - Status register
31~ 26
25~ 23
----
Reserved
Bus error type. This field is valid only when bit 13
of CSR5(fatal bus error) is set. There is no
interrupt generated by this field.
BET
000
RO
000: parity error, 001: master abort, 010:
target abort
011, 1xx: reserved
Transmit state. Reports the current transmission
state only, no interrupt will be generated.
000: stop
001: read descriptor
010: transmitting
011: FIFO fill, read the data from memory and
put into FIFO
22~ 20
TS
000
RO
100: reserved
101: reserved
110: suspended, unavailable transmit descriptor
or FIFO overflow
111: write descriptor
Receive state. Reports current receive state
only, no interrupt will be generated.
000: stop
001: read descriptor
010: check this packet and pre-fetch next
descriptor
19~17
RS
000
RO
011: wait for receiving data
100: suspended
101: write descriptor
110: flush the current FIFO
111: FIFO drain, move data from receiving FIFO
into memory
Normal interrupt status summary. Set if any of
the following bits of CSR5 are asserted:
–
–
–
TCI, transmit completed interrupt (bit
0)
16
NISS
0
RO/LH*
TDU, transmit descriptor unavailable
(bit 2)
RCI, receive completed interrupt (bit
6)
42/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Abnormal interrupt status summary. Set if any of
the following bits of CSR5 are asserted:
–
–
TPS, transmit process stopped (bit 1)
TJT, transmit jabber timer time-out (bit
3)
–
–
TUF, transmit under-flow (bit 5)
RDU, receive descriptor unavailable
(bit 7)
15
AISS
0
RO/LH*
–
–
RPS, receive process stopped (bit 8)
RWT, receive watchdog time-out (bit
9)
–
GPTT, general purpose timer time-out
(bit 11)
–
FBE, fatal bus error (bit 13)
14
13
----
Reserved
Fatal bus error.
1: on occurrence of parity error, master abort, or
target abort (see bits 25~23 of CSR5). The
STE10/100A will disable all bus access. A
software reset is required to recover from a
parity error.
FBE
0
0
RO/LH*
RO/LH*
12
11
10
9
---
GPTT
---
Reserved
General purpose timer timeout, based on
CSR11 timer register
Reserved
Receive watchdog timeout, based on CSR15
watchdog timer register
RWT
RPS
0
0
RO/LH*
RO/LH*
8
Receive process stopped, receive state = stop
Receive descriptor unavailable.
1: when the next receive descriptor can not be
obtained by the STE10/100A. The receive
process is suspended in this situation. To restart
the receive process, the ownership bit of the next
receive descriptor should be set to STE10/100A
and a receive poll demand command should be
issued (if the receive poll demand is not issued,
the receive process will resume when a new
recognized frame is received).
7
RDU
0
RO/LH*
Receive completed interrupt.
6
5
RCI
0
0
RO/LH*
RO/LH*
1: when a frame reception is completed.
Transmit under-flow.
1: when an under-flow condition occurs in the
transmit FIFO during transmitting. The transmit
process will enter the suspended state and
report the under-flow error on bit 1 of TDES0.
TUF
43/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name
Description
Default
4
---
Reserved
Transmit jabber timer time-out.
1: when the transmit jabber timer expires. The
transmit processor will enter the stop state and
TO (bit 14 of TDES0, transmit jabber time-out
flag) will be asserted.
3
TJT
0
RO/LH*
RO/LH*
Transmit descriptor unavailable.
1: when the next transmit descriptor can not be
obtained by the STE10/100A. The transmission
process is suspended in this situation. To restart
the transmission process, the ownership bit of
the next transmit descriptor should be set to
STE10/100A and, if the transmit automatic
polling is not enabled, a transmit poll demand
command should then be issued.
2
TDU
0
Transmit process stopped.
1: while transmit state = stop
1
0
TPS
TCI
0
0
RO/LH*
RO/LH*
Transmit completed interrupt.
1: set when a frame transmission completes with
IC (bit 31 of TDES1) asserted in the first transmit
descriptor of the frame.
LH = High Latching and cleared by writing 1.
CSR6 (offset = 30h), NAR - Network access register
31~22
---
SF
---
Reserved
Store and forward for transmit
0: disable
21
0
1
R/W*
R/W*
1: enable, ignore the transmit threshold setting
20
Reserved
SQE disable
0: enable SQE function for 10BASE-T operation.
The STE10/100A provides SQE test function for
10BASE-T half duplex operation.
19
SQE
-----
1: disable SQE function.
18~16
Reserved
Transmit threshold control
00: 128-bytes (100Mbps), 72-bytes (10Mbps)
01: 256-bytes (100Mbps), 96-bytes (10Mbps)
10: 512-bytes (100Mbps), 128-bytes (10Mbps)
11: 1024-bytes (100Mbps), 160-bytes (10Mbps)
15~14
13
TR
ST
00
0
R/W*
Stop transmit
0: stop (default)
1: start
R/W
44/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Force collision mode
0: disable
12
FC
0
R/W**
1: generate collision upon transmit (for testing in
loop-back mode)
Operating mode
00: normal
11, 10
OM
00
R/W**
01: MAC loop-back, regardless of contents of
XLBEN (bit 14 of XR0, XCVR loop-back)
10,11: reserved
9, 8
7
---
Reserved
Multicast mode
MM
0
1
R/W***
R/W***
1: receive all multicast packets
Promiscuous mode
1: receive any good packet.
6
PR
0: receive only the right destination address
packets
Stop back-off counter
1: back-off counter stops when carrier is active,
and resumes when carrier is dropped.
5
4
SBC
---
0
0
R/W**
0: back-off counter is not effected by carrier
Reserved
Pass bad packet
1: receives any packets passing address filter,
including runt packets, CRC error, truncated
packets. For receiving all bad packets, PR (bit 6
of CSR6) should be set to 1.
3
2
PB
---
R/W***
0: filters all bad packets
Reserved
Start/stop receive
0: receive processor will enter stop state after
the current frame reception is completed. This
value is effective only when the receive
processor is in the running or suspending state.
Note: In “Stop Receive” state, the PAUSE packet
and remote wake up packet will not be affected
and can be received if the corresponding
function is enabled.
1
SR
0
R/W
1: receive processor will enter running state.
0
---
Reserved
W* = only write when the transmit processor stopped.
W** = only write when the transmit and receive processor both stopped.
W*** = only write when the receive processor stopped.
45/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name Description
Default
CSR7 (offset = 38h), IER - Interrupt enable register
31~17
---
Reserved
Normal interrupt enable.
16
NIE
0
0
R/W
R/W
1: enables all the normal interrupt bits (see bit 16
of CSR5).
Abnormal interrupt enable.
15
14
13
12
AIE
---
1: enables all the abnormal interrupt bits (see bit
15 of CSR5).
Reserved
Fatal bus error interrupt enable.
FBEIE
---
0
0
R/W
R/W
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the fatal bus error interrupt.
Reserved
General purpose timer interrupt enable.
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the general purpose timer
expired interrupt.
11
10
9
GPTIE
---
Reserved
Receive watchdog time-out interrupt enable
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the receive watchdog time-out
interrupt.
RWTIE
0
0
0
R/W
R/W
R/W
Receive stopped interrupt enable.
8
7
RSIE
RUIE
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the receive stopped interrupt.
Receive descriptor unavailable interrupt enable.
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the receive descriptor
unavailable interrupt.
Receive completed interrupt enable.
1: this bit in conjunction with NIE (bit 16 of
CSR7) will enable the receive completed
interrupt.
6
RCIE
0
0
R/W
R/W
Transmit under-flow interrupt enable.
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the transmit under-flow
interrupt.
5
4
3
TUIE
---
Reserved
Transmit jabber timer time-out interrupt enable.
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the transmit jabber timer time-
out interrupt.
TJTTIE
0
R/W
46/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Transmit descriptor unavailable interrupt enable.
1: this bit in conjunction with NIE (bit 16 of
CSR7) will enable the transmit descriptor
unavailable interrupt.
2
1
0
TDUIE
0
R/W
Transmit processor stopped interrupt enable.
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the transmit processor
stopped interrupt.
TPSIE
TCIE
0
0
R/W
R/W
Transmit completed interrupt enable.
1: this bit in conjunction with NIE (bit 16 of
CSR7) will enable the transmit completed
interrupt.
CSR8 (offset = 40h), LPC - Lost packet counter
31~17
---
Reserved
Lost packet counter overflow.
16
LPCO
0
0
RO/LH
RO/LH
1: when lost packet counter overflow occurs.
Cleared after read.
Lost packet counter.
The counter is incremented whenever a packet
is discarded as a result of no host receive
descriptors being available. Cleared after read.
15~0
LPC
CSR9 (offset = 48h), SPR - Serial port register
31~15
---
Reserved
Serial EEPROM read control.
14
SRC
0
0
R/W
R/W
When set, enables read access from EEPROM,
when SRS (CSR9 bit 11) is also set.
Serial EEPROM write control.
13
12
SWC
---
When set, enables write access to EEPROM,
when SRS (CSR9 bit 11) is also set.
Reserved
Serial EEPROM select.
When set, enables access to the serial
EEPROM (see description of CSR9 bit 14 and
CSR9 bit 13).
11
SRS
0
R/W
10~4
3
---
Reserved
Serial EEPROM data out.
SDO
1
1
RO
This bit serially shifts data from the EEPROM to
the STE10/100A.
Serial EEPROM data in.
2
SDI
R/W
This bit serially shifts data from the STE10/100A
to the EEPROM.
47/82
Registers and descriptors description
STE10/100A
Table 8.
Bit #
Control/status register description (continued)
Name
Description
Default
RW type
Serial EEPROM clock.
1
0
SCLK
1
R/W
High/Low this bit to provide the clock signal for
EEPROM.
Serial EEPROM chip select.
SCS
1
R/W
1: selects the serial EEPROM chip.
CSR11 (offset = 58h), TMR - General - Purpose timer
31~17
---
Reserved
Continuous operation mode.
16
COM
0
0
R/W
R/W
1: sets the general-purpose timer in continuous
operating mode.
General-purpose timer value.
15~0
GTV
Sets the counter value. This is a count-down
counter with a cycle time of 204us.
CSR13 (offset = 68h), WCSR – Wake-up control/status register
31
---
Reserved
CRC-16 type
30
CRCT
0: Initial contents = 0000h
1: Initial contents = FFFFh
0
R/W
29
28
WP1E
WP2E
WP3E
WP4E
WP5E
---
Wake-up pattern one matched enable
Wake-up pattern two matched enable
Wake-up pattern three matched enable
Wake-up pattern four matched enable
Wake-up pattern five matched enable
Reserved
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
27
26
25
24-18
Link off detect enable. The STE10/100A will set
17
LinkOFF the LSC bit of CSR13 after it has detected that
link status has switched from ON to OFF.
0
0
R/W
R/W
Link on detect enable. The STE10/100A will set
LinkON the LSC bit of CSR13 after it has detected that
link status has switched from OFF to ON.
16
15-11
---
Reserved
Wake-up frame received enable. The
STE10/100A will include the “Wake-up Frame
Received” event in its set of wake-up events. If
this bit is set, STE10/100A will assert PMEST bit
of PMR1 (CR49) after STE10/100A has received
a matched wake-up frame.
10
WFRE
0
R/W
48/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Magic packet received enable. The STE10/100A
will include the “Magic Packet Received” event in Default 1 if PM
its set of wake-up events. If this bit is set,
STE10/100A will assert PMEST bit of PMR1
(CR49) after STE10/100A has received a Magic both enabled.
packet.
& WOL bits of
CSR 18 are
9
8
MPRE
R/W
Link status changed enable. The STE10/100A
will include the “Link status changed” event in its
set of wake-up events. If this bit is set,
LSCE
0
R/W
STE10/100A will assert PMEST bit of PMR1
after STE10/100A has detected a link status
changed event.
7-3
2
---
Reserved
Wake-up frame received,
1: Indicates STE10/100A has received a wake-
WFR
X
X
X
R/W1C*
R/W1C*
R/W1C*
up frame. It is cleared by writing a 1 or upon
power-up reset. It is not affected by a hardware
or software reset.
Magic packet received,
1: Indicates STE10/100A has received a magic
packet. It is cleared by writing a 1 or upon power-
up reset. It is not affected by a hardware or
software reset.
1
0
MPR
LSC
Link status changed,
1: Indicates STE10/100A has detected a link
status change event. It is cleared by writing a 1
or upon power-up reset. It is not affected by a
hardware or software reset.
R/W1C*, Read only and write one cleared.
CSR14 (offset = 70h), WPDR – Wake-up pattern data register
Offset 31
0000h
16 15
8
7
0
Wake-up pattern 1 mask bits 31:0
Wake-up pattern 1 mask bits 63:32
Wake-up pattern 1 mask bits 95:64
Wake-up pattern 1 mask bits 127:96
0004h
0008h
000ch
Wake-up
pattern 1
offset
0010h
CRC16 of pattern 1
Reserved
0014h
0018h
001ch
0020h
Wake-up pattern 2 mask bits 31:0
Wake-up pattern 2 mask bits 63:32
Wake-up pattern 2 mask bits 95:64
Wake-up pattern 2 mask bits 127:96
49/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name
Description
Default
Wake-up
pattern 2
offset
0024h
CRC16 of pattern 2
Reserved
0028h
002ch
0030h
0034h
Wake-up pattern 3 mask bits 31:0
Wake-up pattern 3 mask bits 63:32
Wake-up pattern 3 mask bits 95:64
Wake-up pattern 3 mask bits 127:96
Wake-up
pattern 3
offset
0038h
CRC16 of pattern 3
Reserved
003ch
0040h
0044h
0048h
Wake-up pattern 4 mask bits 31:0
Wake-up pattern 4 mask bits 63:32
Wake-up pattern 4 mask bits 95:64
Wake-up pattern 4 mask bits 127:96
Wake-up
pattern 4
offset
004ch
CRC16 of pattern 4
Reserved
0050h
0054h
0058h
005ch
Wake-up pattern 5 mask bits 31:0
Wake-up pattern 5 mask bits 63:32
Wake-up pattern 5 mask bits 95:64
Wake-up pattern 5 mask bits 127:96
Wake-up
pattern 5
offset
0060h
CRC16 of pattern 5
Reserved
Offset value is from 0-255 (8-bit width). To load the whole wake-up frame filtering information, consecutive 25
long words write operation to CSR14 should be done.
CSR15 (offset = 78h), WTMR - Watchdog timer
31~6
5
---
Reserved
Receive watchdog release. The time (in bit-
times) from sensing dropped carrier to releasing
watchdog timer.
RWR
0: 24 bit-times
1: 48 bit-times
Receive watchdog disable
0: If the received packet‘s length exceeds 2560
bytes, the watchdog timer will expire.
4
3
RWD
---
1: disable the receive watchdog.
Reserved
50/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Jabber clock
0: cut off transmission after 2.6 ms (100Mbps) or
26 ms (10Mbps).
2
JCLK
1: cut off transmission after 2560 byte-time.
Non-Jabber
0: if jabber expires, re-enable transmit function
after 42 ms (100Mbps) or 420ms (10Mbps).
1
0
NJ
1: immediately re-enable the transmit function
after jabber expires.
Jabber disable
JBD
1: disable transmit jabber function
CSR16 (offset = 80h), ACSR5 - Assistant CSR5 (Status register 2)
Transmit early interrupt status
Transmit early interrupt status is set to 1 when
TEIE (bit 31 of CSR17 set) is enabled and the
transmitted packet is moved from descriptors to
the TX-FIFO buffer. This bit is cleared by writing
a 1.
31
TEIS
0
0
RO/LH*
RO/LH*
Receive early interrupt status.
Receive early interrupt status is set to 1 when
REIE (CSR17 bit 30) is enabled and the
received packet has filled up its first receive
descriptor. This bit is cleared by writing a 1.
30
29
REIS
XIS
Transceiver (XCVR) interrupt status. Formed by
the logical OR of XR8 bits 6~0.
1
0
RO/LH*
RO/LH*
28
27
TDIS
---
Transmit deferred interrupt status.
Reserved
PAUSE frame received interrupt status.
26
PFR
0
RO/LH*
1: indicates receipt of a PAUSE frame while the
PAUSE function is enabled.
Bus error type. This field is valid only when FBE
(CSR5 bit 13, fatal bus error) is set. There is no
interrupt generated by this field.
25~ 23
BET
000
RO
000: parity error, 001: master abort, 010:
target abort.
011, 1xx: reserved
51/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name
Description
Default
Transmit state. Reports the current transmission
state only, no interrupt will be generated.
000: stop
001: read descriptor
010: transmitting
011: FIFO fill, read the data from memory and
put into FIFO
22~ 20
TS
000
RO
100: reserved
101: reserved
110: suspended, unavailable transmit descriptor
or FIFO overflow
111: write descriptor
Receive state. Reports current receive state
only, no interrupt will be generated.
000: stop
001: read descriptor
010: check this packet and pre-fetch next
descriptor
19~17
RS
000
RO
011: wait for receiving data
100: suspended
101: write descriptor
110: flush the current FIFO
111: FIFO drain, move data from receiving FIFO
into memory
Added normal interrupt status summary.
16
15
ANISS
AAISS
0
1
RO/LH*
RO/LH*
1: whenever any of the added normal interrupts
occur.
Added abnormal interrupt status summary.
1: whenever any of the added abnormal
interrupts occur.
These bits are the same as the status register of
CSR5, and are accessible through either CSR5
or CSR16.
14~0
LH* = High Latching and cleared by writing 1
CSR17 (offset = 84h), ACSR7- Assistant CSR7 (Interrupt enable register 2)
31
30
TEIE
REIE
XIE
Transmit early interrupt enable
Receive early interrupt enable
Transceiver (XCVR) interrupt enable
Transmit deferred interrupt enable
Reserved
0
0
0
0
R/W
R/W
R/W
R/W
29
28
TDIE
---
27
26
PFRIE PAUSE frame received interrupt enable
--- Reserved
0
R/W
25~17
52/82
STE10/100A
Registers and descriptors description
Control/status register description (continued)
Table 8.
Bit #
Name
Description
Default
RW type
Added normal interrupt summary enable.
1: adds the interrupts of bits 30 and 31 of
ACSR7 (CSR17) to the normal interrupt
summary (bit 16 of CSR5).
16
ANISE
0
R/W
Added abnormal interrupt summary enable.
1: adds the interrupt of bits 27, 28, and 29 of
ACSR7 (CSR17) to the abnormal interrupt
summary (bit 16 of CSR5).
15
AAIE
0
R/W
These bits are the same as the interrupt enable
register of CSR7, and are accessible through
either CSR7 or CSR16.
14~0
CSR18 (offset = 88h), CR - Command register bit31 to bit16 automatically recall from EEPROM
D3cold power state wake up support. If this bit is
0
reset then bit 31 of PMR0 will be reset to ‘0’. If
this bit is asserted and an auxiliary power source
is detected then bit 31 of PMR0 will be set to ‘1’.
31
D3CS
from
R/W
EEPROM
Aux. current load. These three bits report the
maximum 3.3Vaux current requirements for
STE10/100A chip. If bit 31 of PMR0 is ‘1’, the
default value is 111b, which means the
000b
from
30-28
27-24
AUXCL STE10/100A need 375 mA to support remote
wake-up in D3cold power state. Otherwise, the
default value is 000b, which means the
R/W
EEPROM
STE10/100A does not support remote wake-up
from D3cold power state.
---
Reserved
This bit is used to control the LED mode
selection.
If this bit is reset, mode 1 (3 LEDs) is selected;
the LEDs definition is:
- 100/10 speed
- Link/activity
0
4LEDmod
e_on
- Full duplex/collision
23
from
R/W
If this bit is set, mode 2 (4 LEDs) is selected; the
LEDs definition is:
EEPROM
- 100 link
- 10 link
- Activity
- Full duplex/collision
Receive FIFO size control
11: 1K bytes
10
22, 21
20
RFS
---
from
R/W
10: 2K bytes
EEPROM
01,00: reserved
Reserved
53/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name
Description
Default
Power management. Enables the STE10/100A
power management abilities. When this bit is set
into “0” the STE10/100A will set the Cap_Ptr
register to zero, indicating no PCI compliant
power management capabilities. The value of
this bit will be mapped to NC (CR1 bit 20). In PCI
power management mode, the wake up frames
include “Magic Packet”, “Unicast”, and
“Muliticast”.
X
19
PM
RO
from EEPROM
Wake on LAN mode enable. When this bit is set
to ‘1’, then the STE10/100A enters wake on LAN
mode and enters the sleep state.
Once the STE10/100A enters the sleep state, it
remains there until: the wake up event occurs,
the WOL bit is cleared, or a reset (software or
hardware) happens.
X
18
WOL
R/W
from EEPROM
In wake on LAN mode the wake-up frame is
“Magic Packet” only.
17~7
6
---
Reserved
RWP
Reset wake-up pattern data register pointer
0
R/W
R/W
Disable or enable the PAUSE function for flow
control. The default value of PAUSE is
determined by the result of auto-negotiation. The
driver software can overwrite this bit to enable or
disable it after the auto-negotiation has
completed.
Depends on
the result of
auto-
5
PAUSE
negotiation
0: PAUSE function is disabled.
1: PAUSE function is enabled
Receive threshold enable.
1: the receive FIFO threshold is enabled.
4
RTE
DRT
0
R/W
R/W
0: disable the receive FIFO threshold selection in
DRT (bits 3~2), and the receive threshold is set
to the default 64 bytes.
Drain receive threshold
00: 32 bytes (8 DW)
01: 64 bytes (16 DW)
10: store-and -forward
11: reserved
3~2
01
1
0
SINT
Software interrupt.
0
0
R/W
R/W
1: enable automatically transmit-underrun
recovery.
ATUR
54/82
STE10/100A
Registers and descriptors description
Table 8.
Bit #
Control/status register description (continued)
Name Description
Default
RW type
CSR19 (offset = 8ch), PCIC - PCI bus performance counter
The number of PCI clocks from read request
asserted to access completed. This PCI clock
31~16
15~8
7~0
CLKCNT count is accumulated for all the read command
cycles from the last CSR19 read to the current
CSR19 read.
0
RO*
---
Reserved
The number of double words accessed by the
last bus master. This double word count is
DWCNT accumulated for all bus master data transactions
from the last CSR19 read to the current CSR19
read.
0
RO*
RO* = Read only and cleared by reading.
CSR20 (offset = 90h), PMCSR - Power management command and status
(The same register value mapping to CR49-PMR1)
31~16
---
Reserved
PME_Status. This bit is set whenever the
STE10/100A detects a wake-up event,
regardless of the state of the PME-En bit.
15
PMES
0
RO
RO
RO
Writing a “1” to this bit will clear it, causing the
STE10/100A to deassert PME# (if so enabled).
Writing a “0” has no effect.
Data_Scale. Indicates the scaling factor to be
used when interpreting the value of the data
register. This field is required for any function
that implements the data register.
14,13
12~9
DSCAL
DSEL
00b
The STE10/100A does not support data register
and Data_Scale.
Data_Select. This four bit field is used to select
which data is to be reported through the data
register and Data_Scale field. This field is
required for any function that implements the
data register.
0000b
The STE10/100A does not support Data_select.
PME_En. When set, enables the STE10/100A to
8
PME_En assert PME#. When cleared, disables the PME#
assertion.
0
RO
RO
7~2
---
Reserved
000000b
55/82
Registers and descriptors description
STE10/100A
RW type
Table 8.
Bit #
Control/status register description (continued)
Name
Description
Default
PowerState, this two-bit field is used both to
determine the current power state of the
STE10/100A and to set the STE10/100A into a
new power state. The definition of this field is
given below.
00b - D0
01b - D1
10b - D2
11b - D3hot
1,0
PWRS
00b
RO
If software attempts to write an unsupported
state to this field, the write operation will
complete normally on the bus, but the data is
discarded and no state change occurs.
CSR23 (offset = 9ch), TXBR - Transmit burst count / time-out
31~21
20~16
15~12
---
TBCNT
---
Reserved
1
0
1
Transmit burst count
Specifies the number of consecutive successful
transmit burst writes to complete before the
transmit completed interrupt will be generated.
R/W
R/W
Reserved
Transmit time-out = (deferred time + back-off
time).
When TDIE (ACSR7 bit 28) is set, the timer is
decreased in increments of 2.56us (@100M) or
25.6us (@10M). If the timer expires before
another packet transmit begins, then the TDIE
interrupt will be generated.
11~0
TTO
0
1
CSR24 (offset = a0h), FROM - Flash ROM (also the boot ROM) port
This bit is only valid when 4 LEDmode_on
(CSR18 bit 23) is set. In this case, when
bra16_on is set, pin 87 functions as brA16;
otherwise it functions as LED pin – fd/col.
31
bra16_on
R/W
30~28
27
---
Reserved
Read enable. Clear if read data is ready in DATA,
bit7-0 of FROM.
REN
0
0
R/W
R/W
26
25
WEN
---
Write enable. Cleared if write completed.
Reserved
24~8
7~0
ADDR
DATA
Flash ROM address
0
0
R/W
R/W
Read/Write data of flash ROM
56/82
STE10/100A
Registers and descriptors description
Table 8.
Bit #
Control/status register description (continued)
Name Description
Default
RW type
CSR25 (offset = a4h), PAR0 - Physical address register 0 automatically recalled from EEPROM
From
EEPROM
31~24
23~16
15~8
7~0
PAB3
PAB2
PAB1
PAB0
Physical address byte 3
Physical address byte 2
Physical address byte 1
Physical address byte 0
R/W
R/W
R/W
R/W
From
EEPROM
From
EEPROM
From
EEPROM
CSR26 (offset = a8h), PAR1 - Physical address register 1 automatically recalled from EEPROM
31~24
23~16
---
---
Reserved
Reserved
From
EEPROM
15~8
7~0
PAB5
PAB4
Physical address byte 5
Physical address byte 4
R/W
R/W
From
EEPROM
For example, physical address = 00-00-e8-11-22-33 - PAR0= 11 e8 00 00 - PAR1= XX XX 33 22 - PAR0 and
PAR1 are readable, but can be written only if the receive state is in stopped (CSR5 bits 19-17=000).
CSR27 (offset = ach), MAR0 - Multicast address register 0
31~24
23~16
15~8
7~0
MAB3
MAB2
MAB1
MAB0
Multicast address byte 3 (hash table 31:24)
Multicast address byte 2 (hash table 23:16)
Multicast address byte 1 (hash table 15:8)
Multicast address byte 0 (hash table 7:0)
00h
00h
00h
00h
R/W
R/W
R/W
R/W
CSR28 (offset = b0h), MAR1 - Multicast address register 1
31~24
23~16
15~8
7~0
MAB7
MAB6
MAB5
MAB4
Multicast address byte 7 (hash table 63:56)
Multicast address byte 6 (hash table 55:48)
Multicast address byte 5 (hash table 47:40)
Multicast address byte 4 (hash table 39:32)
00h
00h
00h
00h
R/W
R/W
R/W
R/W
MAR0 and MAR1 are readable, but can be written only if the receive state is in stopped(CSR5 bit19-17=000)
57/82
Registers and descriptors description
STE10/100A
4.3
Transceiver(XCVR) registers
There are 11 16-bit registers supporting the transceiver portion of STE10/100A, including 7
basic registers defined according to clause 22 “Reconciliation Sublayer and Media
Independent Interface” and clause 28 “Physical Layer link signaling for 10 Mb/s and 100
Mb/s auto-negotiation on twisted pair” of the IEEE802.3u standard. In addition, 4 special
registers are provided for advanced chip control and status.
Note:
Since only double word access is supported for register R/W in the STE10/100A, the higher
word (bit 31~16) of the XCVR registers (XR0~XR10) should be ignored.
Table 9.
Transceiver registers list
Offset from
base address Reg. index
of CSR
Name
Register descriptions
b4h
b8h
bch
c0h
c4h
c8h
cch
d0h
XR0
XR1
XR2
XR3
XR4
XR5
XR6
XR7
XCR
XSR
PID1
PID2
ANA
XCVR control register
XCVR status register
PHY identifier 1
PHY identifier 2
Auto-negotiation advertisement register
ANLPA Auto-negotiation link partner ability register
ANE
XMC
Auto-negotiation expansion register
XCVR mode control register
XCVR configuration information and interrupt status
register
d4h
XR8
XCIIS
XIE
d8h
dch
XR9
XCVR interrupt enable register
XR10
100CTR 100BASE-TX PHY control/status register
58/82
STE10/100A
Registers and descriptors description
Table 10. Transceiver registers description
Bit # Name Description
Default
RW type
XR0(offset = b4h) - XCR, XCVR control register. The default value is chosen as listed below.
Transceiver reset control.
1: reset transceiver. This bit will be cleared by
STE10/100A after transceiver reset has
completed.
15
14
13
XRST
XLBEN
SPSEL
0
0
1
R/W
R/W
R/W
Transceiver loop-back mode select.
1: transceiver loop-back mode is selected. OM
(CSR6 bits 11,10) of must contain 00.
Network speed select. This bit will be ignored if
Auto-negotiation is enabled (ANEN, XR0 bit 12).
1:100Mbps is selected.
0:10Mbps is selected.
Auto-negotiation ability control.
1: Auto-negotiation function is enabled.
0: Auto-negotiation is disabled.
12
ANEN
1
R/W
Power down mode control.
1: transceiver power-down mode is selected. In
this mode, the STE10/100A transceivers are
turned off.
11
10
9
PDEN
---
0
0
0
R/W
RO
reserved
Re-start auto-negotiation process control.
1: Auto-negotiation process will be restarted.
This bit will be cleared by STE10/100A after the
Auto-negotiation has restarted.
RSAN
R/W
Full/half duplex mode select.
1: full duplex mode is selected. This bit will be
ignored if auto-negotiation is enabled (ANEN,
XR0 bit 12).
8
DPSEL
0
R/W
Collision test control.
7
COLEN
---
0
0
R/W
RO
1: collision test is enabled.
6~0
Reserved
R/W = Read/Write able. RO = Read only.
XR1(offset = b8h) - XSR, XCVR status register. All the bits of this register are read only.
100BASE-T4 ability.
15
14
T4
0
1
RO
RO
Always 0, since STE10/100A has no T4 ability.
100BASE-TX full duplex ability.
TXFD
Always 1, since STE10/100A has 100BASE-TX
full duplex ability.
100BASE-TX half duplex ability.
13
TXHD
1
RO
Always 1, since STE10/100A has 100BASE-TX
half duplex ability.
59/82
Registers and descriptors description
Table 10. Transceiver registers description (continued)
STE10/100A
Bit #
Name
Description
Default
RW type
10BASE-T full duplex ability.
12
10FD
1
RO
Always 1, since STE10/100A has 10Base-T full
duplex ability.
10BASE-T half duplex ability.
11
10~6
5
10HD
---
1
RO
Always 1, since STE10/100A has 10Base-T half
duplex ability.
0
RO
Reserved
Auto-negotiation completed.
ANC
0: Auto-negotiation process incomplete.
1: Auto-negotiation process complete.
0
0
1
RO
RO/LH*
RO
Result of remote fault detection.
0: no remote fault condition detected.
1: remote fault condition detected.
4
3
RF
AN
Auto-negotiation ability.
Always 1, since STE10/100A has auto-
negotiation ability.
Link status.
0: a link failure condition occurred. Readin clears
this bit.
2
LINK
0
RO/LL*
1: valid link established.
Jabber detection.
1
0
JAB
EXT
0
1
RO/LH*
1: jabber condition detected (10Base-T only).
Extended register support.
RO
Always 1, since STE10/100A supports extended
register
LL* = Latching Low and clear by read. LH* = Latching High and clear by read.
XR2(offset = bch) - PID1, PHY identifier 1
Part one of PHY identifier.
Assigned to the 3rd to 18th bits of the
Organizationally Unique Identifier (The ST OUI
is 0080E1 hex).
15~0
PHYID1
1C04h
RO
RO
XR3(offset = c0h) - PID2, PHY identifier 2
Part two of PHY identifier.
Assigned to the 19th to 24th bits of the
15~10
PHYID2
000000b
organizationally unique identifier (OUI).
Model number of STE10/100A.
9~4
3~0
MODEL
REV
000001b
0000b
RO
RO
6-bit manufacturer’s model number.
Revision number of STE10/100A.
4-bits manufacturer’s revision number.
60/82
STE10/100A
Registers and descriptors description
Table 10. Transceiver registers description (continued)
Bit # Name Description
Default
RW type
RO
XR4(offset = c4h) - ANA, Auto-negotiation advertisement
Next page ability.
15
NXTPG
0
0
Always 0; STE10/100A does not provide next
page ability.
14
13
---
RF
---
reserved
Remote fault function.
R/W
1: remote fault function present
12,11
Reserved
Flow control function ability.
10
9
FC
T4
1
0
R/W
RO
1: supports PAUSE operation of flow control for
full duplex link.
100BASE-T4 ability.
Always 0; STE10/100A does not provide
100BASE-T4 ability.
100BASE-TX full duplex ability.
8
7
6
TXF
TXH
10F
1
1
1
R/W
R/W
R/W
1: 100Base-TX full duplex ability supported
100BASE-TX half duplex ability.
1: 100Base-TX ability supported.
10BASE-T full duplex ability.
1: 10Base-T full duplex ability supported.
10BASE-T half duplex ability.
1: 10Base-T ability supported.
5
10H
SF
1
R/W
RO
4~0
Select field. Default 00001=IEEE 802.3
00001
XR5(offset = c8h) - ANLP, Auto-negotiation link partner ability
Link partner next page ability.
15
14
LPNP
0: link partner without next page ability.
1: link partner with next page ability.
0
0
RO
RO
Received link partner acknowledge.
0: link code word not yet received.
LPACK
1: link partner successfully received
STE10/100A’s link code word.
Link partner’s remote fault status.
0: no remote fault detected.
1: remote fault detected.
13
LPRF
---
0
0
RO
RO
12,11
Reserved
Link partner’s flow control ability.
0: link partner without PAUSE function ability.
10
LPFC
0
RO
1, link partner with PAUSE function ability for full
duplex link.
61/82
Registers and descriptors description
Table 10. Transceiver registers description (continued)
STE10/100A
Bit #
Name
Description
Default
RW type
Link partner’s 100BASE-T4 ability.
9
LPT4
0: link partner without 100BASE-T4 ability.
1: link partner with 100BASE-T4 ability.
0
RO
Link partner’s 100BASE-TX full duplex ability.
0: link partner without 100BASE-TX full duplex
8
LPTXF ability.
0
RO
1: link partner with 100BASE-TX full duplex
ability.
0
RO
Link partner’s 100BASE-TX half duplex ability.
LPTXH 0: link partner without 100BASE-TX.
1: link partner with 100BASE-TX ability.
7
6
0
RO
Link partner’s 10BASE-T full duplex ability.
0: link partner without 10BASE-T full duplex
LP10F
ability.
1: link partner with 10BASE-T full duplex ability.
0
0
RO
RO
Link partner’s 10BASE-T half duplex ability.
LP10H 0: link partner without 10BASE-T ability.
1: link partner with 10BASE-T ability.
5
Link partner select field. Standard IEEE 802.3 =
4~0
LPSF
00001
XR6(offset = cch) - ANE, auto-negotiation expansion
15~5
---
reserved
0
0
RO
Parallel detection fault.
4
PDF
0: no fault detected.
RO/LH*
1: a fault detected via parallel detection function.
Link partner’s next page ability.
3
2
1
0
LPNP
NP
0: link partner without next page ability.
1: link partner with next page ability.
0
0
0
0
RO
RO
STE10/100A’s next page ability.
Always 0; STE10/100A does not support next
page ability.
Page received.
PR
0: no new page has been received.
1: a new page has been received.
RO/LH*
RO
Link partner auto-negotiation ability.
LPAN
0: link partner has no auto-negotiation ability.
1: link partner has auto-negotiation ability.
LH = High Latching and cleared by reading.
62/82
STE10/100A
Registers and descriptors description
Table 10. Transceiver registers description (continued)
Bit # Name Description
Default
RW type
XR7(offset = d0h) - XMC, XCVR mode control
15~12
---
LD
---
Reserved
0
0
0
RO
R/W
RO
Long distance mode of 10BASE-T.
0: normal squelch level.
11
1: reduced 10Base-T squelch level for extended
cable length.
10~0
Reserved
XR8(offset = d4h) - XCIIS, XCVR configuration information and interrupt status
15~10
----
Reserved
0
RO
RO
Speed configuration setting.
9
SPEED 0: the speed is 10Mb/s.
1: the speed is 100Mb/s.
1
Duplex configuration setting.
DUPLEX 0: the duplex mode is half.
1: the duplex mode is full.
8
7
0
0
RO
RO
PAUSE function configuration setting for flow
control.
PAUSE
0: PAUSE function is disabled.
1: PAUSE function is enabled
Auto-negotiation completed interrupt.
0: Auto-negotiation has not completed yet.
1: Auto-negotiation has completed.
6
5
4
ANC
RFD
LS
0
0
0
RO/LH*
RO/LH*
RO/LH*
Remote fault detected interrupt.
0: there is no remote fault detected.
1: remote fault is detected.
Link fail interrupt.
0: link test status is up.
1: link is down.
Auto-negotiation acknowledge received
interrupt.
3
ANAR
0
RO/LH*
0: there is no link code word received.
1: link code word is receive from link partner.
Parallel detection fault interrupt.
0: there is no parallel detection fault.
1: parallel detection is fault.
2
1
PDF
0
0
RO/LH*
RO/LH*
Auto-negotiation page received interrupt.
0: there is no auto-negotiation page received.
1: auto-negotiation page is received.
ANPR
63/82
Registers and descriptors description
Table 10. Transceiver registers description (continued)
STE10/100A
Bit #
Name
Description
Default
RW type
Receive error full interrupt.
0
REF
0: the receive error number is less than 64.
1: 64 error packets is received.
0
RO/LH*
LH = High Latching and cleared by reading.
XR9(offset = d8h) - XIE, XCVR interrupt enable register
15~7
---
Reserved
Auto-negotiation completed interrupt enable.
0: disable auto-negotiation completed interrupt.
1: enable auto-negotiation complete interrupt.
6
ANCE
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
Remote fault detected interrupt enable.
0: disable remote fault detection interrupt.
1: enable remote fault detection interrupt.
5
4
3
2
RFE
LDE
Link down interrupt enable.
0: disable link fail interrupt.
1: enable link fail interrupt.
Auto-negotiation acknowledge interrupt enable.
0: disable link partner acknowledge interrupt
1: enable link partner acknowledge interrupt.
ANAE
PDFE
Parallel detection fault interrupt enable.
0: disable fault parallel detection interrupt.
1: enable fault parallel detection interrupt.
Auto-negotiation page received interrupt enable.
0: disable auto-negotiation page received
interrupt.
1
0
ANPE
REFE
0
0
R/W
R/W
1: enable auto-negotiation page received
interrupt.
RX_ERR full interrupt enable.
0: disable rx_err full interrupt.
1: enable rx_err interrupt.
XR10(offset = dch) - 100CTR, 100BASE-TX control register
15,14
---
Reserved
Disable the RX_ERR counter.
0: the receive error counter - RX_ERR is
13
DISRER enabled.
0
0
R/W
RO
1: the receive error counter - RX_ERR is
disabled.
Auto-negotiation completed. This bit is the same
as bit 5 of XR1.
12
ANC
0: the auto-negotiation process has not
completed yet.
1: the auto-negotiation process has completed.
64/82
STE10/100A
Registers and descriptors description
Table 10. Transceiver registers description (continued)
Bit #
Name
Description
Default
RW type
11, 10
---
Reserved
1
Enable remote loop-back function.
9
8
ENRLB
0
1
R/W
R/W
1: enable remote loop-back (CSR6 bits 11 and
10 must be 00).
Enable DC restoration.
ENDCR 0: disable DC restoration.
1: enable DC restoration.
Enable the conversions between NRZ and NRZI.
0: disable the data conversion between NRZ and
ENRZI NRZI.
7
1
0
R/W
R/W
1: enable the data conversion of NRZI to NRZ in
receiving and NRZ to NRZI in transmitting.
6
5
---
Reserved
Transmit Isolation. When 1, isolate from MII and
tx+/-. This bit must be 0 for normal operation
ISOTX
Reports current transceiver operating mode.
000: in auto-negotiation
001: 10Base-T half duplex
010: 100Base-TX half duplex
011: reserved
4~2
CMODE
000
RO
100: reserved
101: 10Base-T full duplex
110: 100Base-TX full duplex
111: isolation, auto-negotiation disable
Disable MLT3.
1
0
DISMLT 0: the MLT3 encoder and decoder are enabled.
1: the MLT3 encoder and decoder are bypassed.
0
0
R/W
R/W
Disable scramble.
DISCRM 0: the scrambler and de-scrambler is enabled.
1: the scrambler and de-scrambler are disabled.
65/82
Registers and descriptors description
STE10/100A
4.4
Descriptors and buffer management
The STE10/100A provides receive and transmit descriptors for packet buffering and
management.
4.4.1
Receive descriptor
Table 11. Receive descriptor table
31
0
RDES0
RDES1
RDSE2
RDSE3
Own
Status
---
Control
Buffer2 byte-count
Buffer1 byte-count
Buffer1 address (DW boundary)
Buffer2 address (DW boundary)
Note:
Descriptors and receive buffers addresses must be long-word aligned
Table 12. Receive descriptor description
Bit#
Name
Description
RDES0
Own bit
31
OWN
FL
1: indicates that newly received data can be put into this descriptor
0: Host has not yet processed the received data currently in this descriptor.
Frame length, including CRC. This field is valid only in a frame’s last
descriptor.
30-16
Error summary. Logical OR of the following bits:
0: overflow
1: CRC error
6: late collision
15
ES
7: frame too long
11: runt packet
14: descriptor error
This field is valid only in a frame’s last descriptor.
Descriptor error. This bit is valid only in a frame’s last descriptor.
14
DE
DT
1: the current valid descriptor is unable to contain the packet being currently
received. The packet is truncated.
Data type
00: normal
01: MAC loop-back
13-12
10: Transceiver loop-back
11: remote loop-back
These bits are valid only in a frame’s last descriptor.
Runt frame (packet length < 64 bytes). This bit is valid only in a frame’s last
descriptor.
11
10
RF
MF
Multicast frame. This bit is valid only in a frame’s last descriptor.
66/82
STE10/100A
Registers and descriptors description
Table 12. Receive descriptor description (continued)
Bit#
Name
Description
9
8
FS
LS
First descriptor
Last descriptor
Packet too long (packet length > 1518 bytes). This bit is valid only in a
frame’s last descriptor.
7
6
TL
Late collision. Set when collision is active after 64 bytes. This bit is valid only
in a frame’s last descriptor
CS
Frame type. This bit is valid only in a frame’s last descriptor.
5
FT
0: 802.3 type
1: Ethernet type
Receive watchdog (refer to CSR15, bit 4). This bit is valid only in a frame’s
last descriptor.
4
3
2
RW
reserved Default = 0
Dribble bit. This bit is valid only in a frame’s last descriptor
DB
1: Packet length is not integer multiple of 8-bit
1
0
CE
OF
1: CRC error. This bit is valid only in a frame’s last descriptor
1: Overflow. This bit is valid only in a frame’s last descriptor
RDES1
31~26
---
Reserved
Receive end of ring. Indicates this descriptor is last, return to base address
of descriptor
25
24
RER
Second address chain
RCH
Used for chain structure, indicating the buffer 2 address is the next descriptor
address. Ring mode takes precedence over chained mode
23~22
21~11
10~ 0
---
Reserved
RBS2
RBS1
Buffer 2 size (DW boundary)
Buffer 1 size (DW boundary)
RDES2
31~0
Receive buffer address 1. This buffer address should be double word
aligned.
RBA1
RBA2
RDES3
31~0
Receive buffer address 2. This buffer address should be double word
aligned.
67/82
Registers and descriptors description
STE10/100A
4.4.2
Transmit descriptor
Table 13. Receive descriptor table
31
0
TDES0
TDES1
TDSE2
TDSE3
Own
Status
---
Control
Buffer2 byte-count
Buffer1 byte-count
Buffer1 address
Buffer2 address
Table 14. Transmit descriptor description
Bit#
Name
Description
TDSE0
Own bit
31
OWN
1: Indicates this descriptor is ready to transmit
0: No transmit data in this descriptor.
30-24
23-22
21-16
---
UR
---
Reserved
Under-run count
Reserved
Error summary. Logical OR of the following bits:
1: under-run error
8: excessive collision
9: late collision
15
ES
10: no carrier
11: loss carrier
14: jabber time-out
14
13-12
11
10
9
TO
-----
LO
NC
LC
Transmit jabber time-out
Reserved
Loss of carrier
No carrier
Late collision
Excessive collision
Heartbeat fail
Collision count
Reserved
8
EC
HF
CC
-----
UF
DE
7
6-3
2
1
Under-run error
Deferred
0
TDES1
31
IC
Interrupt completed
Last descriptor
30
LS
68/82
STE10/100A
Registers and descriptors description
Table 14. Transmit descriptor description (continued)
Bit#
Name
Description
29
28,27
26
FS
---
First descriptor
Reserved
AC
Disable add CRC function
End of ring
25
TER
2nd address chain. Indicates that the buffer 2 address is the next descriptor
address
24
TCH
23
22
DPD
---
Disable padding function
Reserved
21-11
10-0
TBS2
TBS1
Buffer 2 size
Buffer 1 size
TDES2
31~0
Buffer address 1. No alignment limitations imposed on the transmission
buffer address.
BA1
BA2
TDES3
31~0
Buffer address 2. No alignment limitations imposed on the transmission
buffer address.
69/82
General EEPROM format description
STE10/100A
5
General EEPROM format description
Table 15. Connection type definition
Offset
Length
Description
STE10/100A signature: 0x81, 0x09
0
2
Format major version: 0x02,
2
1
old ROM format version 0x01 is for STE10/100A-MAC only.
3
4
8
1
4
6
Format minor version: 0x00
Reserved
IEEE network address: ID1, ID2, ID3, ID4, ID5, ID6
IEEE ID checksum1:
E
F
1
1
Sm0=0, carry=0
SUM=Sm6 where Smi=(Smi-1<<1)+(carry from shift)+IDi
IEEE ID checksum2:
Reserved, should be zero.
10
11
12
14
1
1
PHY type, 0xFF: Internal PHY (STE10/100A only)
Reserved, should be zero
2
Default connection type, see Table 15
Reserved, should be zero
0B
Flow control field,
1F
1
00: Disable flow control function,
01: Enable flow control function.
20
22
24
26
28
29
2A
2E
30
2
2
PCI device ID
PCI vendor ID
2
PCI subsystem ID
2
PCI subsystem vendor ID
MIN_GNT value
1
1
MAX_LAT value
4
Cardbus CIS pointer
CSR18 (CR) bit 31-16 recall data
Reserved, should be zero
2
4E
CheckSum, the least significant two bytes of FCS for data stored in offset
0..7D of EEPROM
7E
2
70/82
STE10/100A
General EEPROM format description
Description
Table 16. Connection type definition
Name
0xFFFF
0x0100
0x0200
0x0400
0x0000
0x0001
0x0002
0x0003
0x0004
0x0005
0x0010
0x0013
0x0015
Software driver default
Auto-negotiation
Power-on auto-detection
Auto sense
10BaseT
BNC
AUI
100BaseTx
100BaseT4
100BaseFx
10BaseT full duplex
100BaseTx full duplex
100BaseFx full duplex
71/82
Electrical specifications and timings
STE10/100A
6
Electrical specifications and timings
Table 17. Absolute maximum ratings
Parameter
Value
Supply voltage(Vcc)
Input voltage
-0.5 V to 7.0 V
-0.5 V to VCC + 0.5 V
-0.5 V to VCC + 0.5 V
Output voltage
Storage temperature
Ambient temperature
ESD protection
-65 °C to 150 °C(-85°F to 302°F)
0°C to 70°C (32° F to 158°F)
2000V
Table 18. General DC specifications
Symbol
Parameter
Test condition
Min.
Typ. Max. Units
General DC
Vcc
Icc
Supply voltage
Power supply
3.14
3.3
3.46
V
130
mA
PCI interface DC specifications
Vilp
Vihp
Iilp
Input LOW voltage
-0.5
2.0
-10
-10
.
0.8
5.5
10
V
V
Input HIGH voltage
Input LOW leakage current
Vin =.8V
µA
µA
V
Iihp
Input HIGH leakage current Vin = 2.0V
10
Volp
Vohp
Cinp
Output LOW voltage
Output HIGH voltage
Input pin capacitance
Iout =3mA/6mA
Iout =-2mA
.55
2.4
5
V
8
8
8
pF
pF
pF
nH
Cclkp CLK pin capacitance
Cidsel IDSEL pin capacitance
Lpinp Pin inductance
5
5
N/A
Flash/EEPROM interface DC specifications
Vilf
Vihf
Iif
Input LOW voltage
Input HIGH voltage
Input leakage current
Output LOW voltage
Output HIGH voltage
Input pin capacitance
-0.5
2.0
-10
0.8
5.5
10
V
V
µA
V
Volf
Vohf
Cinf
Iout=3mA,6mA
Iout=-2mA
.55
2.4
5
V
8
pF
72/82
STE10/100A
Electrical specifications and timings
Table 18. General DC specifications (continued)
Symbol Parameter Test condition
Min.
Typ. Max. Units
10BASE-T voltage/current characteristics
Input differential accept peak
voltage
Vida10
Vidr10
Vod10
5MHz ~ 10MHz
5MHz ~ 10MHz
585
0
3100
585
mV
mV
V
Input differential reject peak
voltage
Output differential peak
voltage
2200
2800
100BASE-TX voltage/current Characteristics
Input differential accept peak
Vida100
voltage
200
0
1000
200
mV
mV
V
Input differential reject peak
Vidr100
voltage
Output differential peak
Vod100
voltage
950
1050
Table 19. AC specifications
Symbol
Parameter
Test condition
Min.
Typ. Max. Units
PCI signaling AC specifications
Ioh(AC) Switching current high
Iol(AC) Switching current low
Vout=.7Vcc
-32Vcc
mA
Vout=.18Vcc
38Vcc mA
-
Icl
Low clamp current
-3<Vin<-1
25+(Vin+1)
/.015
mA
Tr
Tf
Unloaded output rise time
Unloaded output fall time
1
1
4
4
V/ns
V/ns
6.1
Timing specifications
Table 20. PCI clock specifications
Symbol
Parameter
Clock cycle time
Test condition
Min.
Typ. Max. Units
Tc
Th
Tl
30
11
11
1
50
--
ns
ns
Clock high time
Clock low time
Clock slew rate
--
ns
4
V/ns
73/82
Electrical specifications and timings
Figure 16. PCI clock waveform
STE10/100A
0.6Vcc
0.475Vcc
0.4Vcc
0.4Vcc, p-to-p
minimum
0.325Vcc
Tl
0.2Vcc
Th
Tc
Table 21. X1 specifications
Symbol
Parameter
X1 duty cycle
Test condition
Min.
Typ. Max. Units
TX1d
TX1p
45
50
30
55
%
X1 period
ns
+ / -
50
TX1t
X1 tolerance
PPM
pF
TX1CL X1 load capacitance
18
Table 22. PCI timing
Symbol
Parameter
Test condition
Min.
Typ. Max. Units
Clock to signal valid delay
(bussed signals)
Tval
2
11
11
ns
ns
Clock to signal valid delay
(point to point)
Tval(ptp)
2
2
Ton
Toff
Float to active delay
Active to float delay
ns
ns
28
Input set up time to clock
(bussed signals)
Tsu
7
ns
ns
Input set up time to clock
(point to point)
Tsu(ptp)
10,12
Th
Th
Input hold time from clock
Input hold time from clock
0
0
ns
ns
Reset active time after power
stable
Trst
1
ms
µs
Reset active time after clk
stable
Trst-clk
Trst-off
100
Reset active to output float
delay
40
ns
74/82
STE10/100A
Figure 17. PCI timings
Electrical specifications and timings
0.4Vcc
0.6Vcc
0.2Vcc
CLK
Tval
.
OUTPUT delay
0.4Vcc
Tri-state OUTPUT
0.4Vcc
Toff
Ton
Tsu
Th
0.6Vcc
0.4Vcc
INPUT
0.4Vcc
0.2Vcc
Table 23. Flash interface timings
Symbol
Parameter
Test condition
Min.
Typ. Max. Units
Tfcyc
Read/write cycle time
ns
Address to read data setup
time
Tfce
Tfce
Tfoe
ns
ns
ns
CS# to read data setup time
OE# active to read data
setup time
OE# inactive to data driven
delay time
Tfdf
ns
ns
Address setup time before
WE#
Tfas
Tfah
Tfcs
Tfch
Tfds
Tfdh
Address hold time after WE#
CS# setup time before WE#
Address hold time after WE#
Data setup time
ns
ns
ns
ns
ns
ns
ns
Data hold time
Tfwpw Write pulse width
Tfwph Write pulse width high
Address setup time before
Tfasc
CS#
ns
ns
Tfahc Address hold time after CS#
75/82
Electrical specifications and timings
Figure 18. Flash write timings
STE10/100A
Tfcyc
Tahw
ADDRESS
Tfasw
Tfah
Tfasc
CS#
Tfcsh
Tfdh
Tfcss
Tfwpw
WE#
DATA
Tfwph
Tfds
Figure 19. Flash read timings
ADDRESS
Tfcyc
CS#
OE#
Tfce
Tfoe
Tfdf
Tfasd
DATA
Table 24. EEPROM Interface Timings
Symbol
Parameter
Test condition
Tscf - 1.4 µs
Min.
Typ. Max. Units
Tscf
Serial clock frequency
714
1.7
kHz
Delay from CS high to SK
high
Tecss
0.1
µs
Tecsh Delay from SK low to CS low
Tedts Setup time of DI to SK
Tedth Hold time of DI after SK
Tecsl CS low time
200
200
0
650
600
700
1.1
ns
ns
ns
µs
0.5
76/82
STE10/100A
Electrical specifications and timings
Figure 20. Serial EEPROM timings
CS
Tecss
Tecsh
Tecsl
CLK
Tedts
Tedth
DI
Table 25. 10BASE-T normal link pulse (NLP) timings specifications
Symbol
Tnpw NLP width
Tnpc NLP period
Parameter
Test condition
10Mbps
10Mbps
Min.
Typ. Max. Units
100
ns
8
24
ms
Figure 21. Normal link pulse timings
Tnpw
Tnpc
Table 26. Auto-negotiation fast link pulse (FLP) timings specifications
Symbol
Parameter
FLP Width
Test condition
Min.
Typ. Max. Units
Tflpw
100
125
ns
Clock pulse to clock pulse
period
Tflcpp
Tflcpd
-
111
55.5
17
139
69.5
33
µs
Clock pulse to data pulse
period
62.5
µs
Number of pulses in one
burst
#
Tflbw
Tflbp
Burst width
2
ms
ms
FLP burst period
8
16
24
77/82
Electrical specifications and timings
Figure 22. Fast link pulse timings
STE10/100A
Tflcpp
Tflcpd
Tflpw
Tflbp
Tflbw
Table 27. 100BASE-TX transmitter AC timings specification
Symbol
Parameter
Test condition
Min.
Typ. Max. Units
TDP-TDN differential output
peak jitter
Tjit
1.4
ps
78/82
STE10/100A
Package mechanical data
7
Package mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages. These packages have a Lead-free second level interconnect. The category of
second Level Interconnect is marked on the package and on the inner box label, in
compliance with JEDEC Standard JESD97. The maximum ratings related to soldering
conditions are also marked on the inner box label. ECOPACK is an ST trademark.
ECOPACK specifications are available at: www.st.com.
79/82
Package mechanical data
Figure 23. Package mechanical data
STE10/100A
mm
inch
DIM.
OUTLINE AND
MECHANICAL DATA
MIN. TYP. MAX. MIN. TYP. MAX.
A
A1
A2
b
3.04
0.33
2.71
3.40
0.12 0.134
0.010 0.013
2.87 0.101 0.107 0.113
0.25
2.57
0.13
0.13
0.28 0.005
0.23 0.005
0.011
0.009
C
D
20
0.787
0.551
0.02
E
14
e
0.5
HD
HE
L
23.2
17.2
0.88
1.60
0.75
0.75
0.913
0.677
0.73
1/03 0.029 0.035 0.041
L1
ZD
ZE
ccc
Angle
0.063
0.03
0.03
0.12
0.005
0°(min.), 7°(max.)
PQFP128 (14x20x2.7mm)
L dimension is measured at gauge plane at 0.25 above the seating
plane
HD
D
A
CDC
ZD
A2
A1
ZE
0.12
102
103
65
M
C
A
-B
S
D
S
.005
64
b
E
HE
PIN 1 ID
39
128
1
38
C
e
0.7 DEGREES
0.25
GAGE PLANE
PQF128CM
May 1999
1020818
80/82
STE10/100A
Ordering information
8
Ordering information
Table 28. Order codes
Part number
Package
PQFP128 (14mm x 20mm x 2.7mm)
E-STE10/100A
9
Revision history
Table 29. Document revision history
Date
Revision
Changes
Previous release (as revision A07)
06-Nov-2002
7
Removed the STE10/100E order code and updated the ordering
information.
28-Feb-2007
8
81/82
STE10/100A
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2007 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
82/82
相关型号：
©2020 ICPDF网 联系我们和版权申明