STM795T [STMICROELECTRONICS]
3V Supervisor with Battery Switchover; 3V监控器，电池切换
| 型号： | STM795T |
| 厂家： | 
ST |
| 描述： | 3V Supervisor with Battery Switchover |
| 文件： | 总32页 (文件大小：659K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
STM690, STM704, STM795
STM802, STM804, STM805, STM806
3V Supervisor with Battery Switchover
FEATURES SUMMARY
■
■
RST OR RST OUTPUTS
NVRAM SUPERVISOR FOR EXTERNAL
LPSRAM
Figure 1. Packages
■
CHIP-ENABLE GATING (STM795 only) FOR
EXTERNAL LPSRAM (7ns max PROP
DELAY)
8
■
■
■
■
■
MANUAL (PUSH-BUTTON) RESET INPUT
1
200ms (TYP) t
rec
WATCHDOG TIMER - 1.6sec (TYP)
AUTOMATIC BATTERY SWITCHOVER
LOW BATTERY SUPPLY CURRENT - 0.4µA
(TYP)
SO8 (M)
■
■
■
POWER-FAIL COMPARATOR (PFI/PFO)
LOW SUPPLY CURRENT - 40µA (TYP)
GUARANTEED RST (RST) ASSERTION
TSSOP8 3x3 (DS)*
DOWN TO V = 1.0V
CC
■
OPERATING TEMPERATURE:
–40°C to 85°C (Industrial Grade)
Table 1. Device Options
Active-
High
RST
Power-fail
Compar-
Chip-
Enable
Gating
Active-
Watchdog
Input
Manual
Reset Input Switch-over
Battery
(1)
Low RST
ator
STM690T/S/R
STM704T/S/R
■
■
■
■
■
■
■
■
■
■
■
■
■
(2)
STM795T/S/R
STM802T/S/R
STM804T/S/R
STM805T/S/R
STM806T/S/R
■
■
■
■
■
■
■
■
■
■
(2)
■
(2)
■
■
■
Note: 1. All RST outputs push-pull (unless otherwise noted)
2. Open drain output.
* Contact local ST sales office for availability.
April 2006
Rev 7
1/32
STM690/704/795/802/804/805/806
TABLE OF CONTENTS
FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 1. Packages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table 1. Device Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
SUMMARY DESCRIPTION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 2. Logic Diagram (STM690/802/804/805) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 3. Logic Diagram (STM704/806) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 4. Logic Diagram (STM795). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Table 2. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 5. STM690/802/804/805 Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 6. STM704/806 Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 7. STM795 Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 3. Pin Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 8. Block Diagram (STM690/802/804/805) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 9. Block Diagram (STM704/806) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 10.Block Diagram (STM795) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 11.Hardware Hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
OPERATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Reset Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Push-button Reset Input (STM704/806). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Watchdog Input (NOT available on STM704/795/806) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Back-up Battery Switchover. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 4. I/O Status in Battery Back-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Chip-Enable Gating (STM795 only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Chip Enable Input (STM795 only). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Chip Enable Output (STM795 only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 12.Chip-Enable Gating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 13.Chip Enable Waveform (STM795) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Power-fail Input/Output (NOT available on STM795) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 14.Power-fail Comparator Waveform (STM690/704/802/804/805/806) . . . . . . . . . . . . . . . . 11
Using a SuperCap™ as a Backup Power Source. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 15.Using a SuperCap™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Negative-Going V Transients . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
CC
TYPICAL OPERATING CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 16.V -to-V
On-Resistance vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
OUT
CC
Figure 17.V
-to-V
On-Resistance vs. Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
OUT
BAT
Figure 18.Supply Current vs. Temperature (no load) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 19.Battery Current vs. Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 20.V
Threshold vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
PFI
2/32
STM690/704/795/802/804/805/806
Figure 21.Reset Comparator Propagation Delay vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 22.Power-up t vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
rec
Figure 23.Normalized Reset Threshold vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 24.Watchdog Time-out Period vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 25.E to E
On-Resistance vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
CON
Figure 26.PFI to PFO Propagation Delay vs. Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 27.Output Voltage vs. Load Current (V = 5V; V
= 2.8V; T = 25°C). . . . . . . . . . . . . . 18
A
CC
BAT
BAT
Figure 28.Output Voltage vs. Load Current (V = 0V; V
= 2.8V; T = 25°C). . . . . . . . . . . . . . 19
A
CC
Figure 29.RST Output Voltage vs. Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 30.RST Output Voltage vs. Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 31.Power-fail Comparator Response Time (Assertion) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 32.Power-fail Comparator Response Time (De-Assertion) . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 33.Maximum Transient Duration vs. Reset Threshold Overdrive. . . . . . . . . . . . . . . . . . . . . 21
Figure 34.E to E
Propagation Delay vs. Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
CON
MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Table 5. Absolute Maximum Ratings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
DC and AC PARAMETERS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 6. Operating and AC Measurement Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 35.E to ECON Propagation Delay Test Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 36.AC Testing Input/Output Waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 37.MR Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 38.Watchdog Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 7. DC and AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 39.SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mech. Drawing. . . . 27
Table 8. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data . . 27
Figure 40.TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline . . . . . . . . . . . 28
Table 9. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanical Data . . . . 28
PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 10. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 11. Marking Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
REVISION HISTORY. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 12. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
3/32
STM690/704/795/802/804/805/806
SUMMARY DESCRIPTION
The STM690/704/795/802/804/805/806 Supervi-
sors are self-contained devices which provide mi-
croprocessor supervisory functions with the ability
to non-volatize and write-protect external
LPSRAM. A precision voltage reference and com-
a watchdog timer (except for STM704/795/806) as
well as a power-fail comparator (except for
STM795) to provide the system with an early
warning of impending power failure.
These devices are available in a standard 8-pin
SOIC package or a space-saving 8-pin TSSOP
package.
parator monitors the V
ance condition. When an invalid V
input for an out-of-toler-
CC
condition
CC
occurs, the reset output (RST) is forced low (or
high in the case of RST). These devices also offer
Figure 2. Logic Diagram (STM690/802/804/805)
Figure 4. Logic Diagram (STM795)
V
V
BAT
V
V
BAT
CC
CC
V
V
OUT
OUT
V
WDI
PFI
STM690/
802/804/
805
CCSW
(1)
RST
E
RST(RST)
STM795
E
PFO
CON
V
V
SS
SS
AI08848
AI08846
Note: 1. For STM804/805, reset output is active-high and open
drain.
Table 2. Signal Names
MR
WDI
RST
Push-button Reset Input
Figure 3. Logic Diagram (STM704/806)
Watchdog Input
V
V
BAT
CC
Active-Low Reset Output
Active-High Reset Output
(1)
RST
V
OUT
(2)
Chip Enable Input
E
MR
PFI
STM704
STM806
RST
PFO
(2)
Conditioned Chip Enable Output
Switch Output
E
CON
(2)
V
CC
Vccsw
V
Supply Voltage Output
Supply Voltage
OUT
V
V
SS
CC
AI08847
V
Back-up Supply Voltage
Power-fail Input
Power-fail Output
Ground
BAT
PFI
PFO
V
SS
Note: 1. Open drain for STM804/805 only.
2. STM795
4/32
STM690/704/795/802/804/805/806
Figure 5. STM690/802/804/805 Connections
Figure 6. STM704/806 Connections
SO8/TSSOP8
SO8/TSSOP8
V
V
BAT
OUT
1
2
3
4
8
7
6
5
V
V
BAT
(1)
OUT
1
2
3
4
8
7
6
5
V
RST(RST)
WDI
CC
V
RST
MR
CC
V
SS
V
SS
PFI
PFO
PFI
PFO
AI08849
AI08850
Note: 1. For STM804/805, reset output is active-high and open
drain.
Figure 7. STM795 Connections
SO8/TSSOP8
V
V
BAT
OUT
1
2
3
4
8
7
6
5
V
RST
E
CC
V
CCSW
CON
V
E
SS
AI08851
5/32
STM690/704/795/802/804/805/806
Pin Descriptions
MR (Manual Reset). A logic low on /MR asserts
the reset output. Reset remains asserted as long
PFO (Power-fail Output). When PFI is less than
V , or V falls below V , PFO goes low; oth-
PFI
CC
SW
as MR is low and for t
after MR returns high.
erwise, PFO remains high. Leave open if unused.
rec
This active-low input has an internal pull-up. It can
be driven from a TTL or CMOS logic line, or short-
ed to ground with a switch. Leave open if unused.
V
(Supply Output Voltage). When is
V
CC
OUT
above the switchover voltage (V ), V
nected to V
is con-
SO
OUT
through a P-channel MOSFET
CC
WDI (Watchdog Input). If WDI remains high or
low for 1.6sec, the internal watchdog timer runs
out and reset is triggered. The internal watchdog
timer clears while reset is asserted or when WDI
sees a rising or falling edge.
The watchdog function cannot be disabled by al-
lowing the WDI pin to float.
switch. When V falls below V , V
connects
CC
SO
BAT
to V
. Connect to V if no battery is used.
OUT
CC
Vccsw (V Switch Output). When
V
CC
OUT
OUT
switches to battery, Vccsw is high. When V
switches back to V , Vccsw is low. It can be used
CC
to drive gate of external PMOS transistor for I
requirements exceeding 75mA.
OUT
RST (Active-low Reset). Pulses low for
when triggered, and stays low whenever V
t
rec
is
E (Chip Enable Input). The input to the chip-en-
able gating circuit. Connect to ground if unused.
CC
below the reset threshold or when MR is a logic
low. It remains low for t after either V rises
rec
CC
E
(Conditional Chip Enable). E
goes
low only when E is low and reset is not asserted. If
is low when reset is asserted, E will re-
CON
CON
above the reset threshold, the watchdog triggers a
reset, or MR goes from low to high.
E
CON
CON
main low for 15µs or until E goes high, whichever
occurs first. In the disabled mode, E is pulled
RST (Active-high Reset - Open Drain). Pulses
CON
high for t when triggered, and stays high when-
rec
up to V
.
OUT
ever V is above the reset threshold or when MR
CC
is a logic high. It remains high for t after either
rec
V
BAT
V
falls below the reset threshold, the watchdog
CC
below V , V
When V rises above V + hysteresis, V re-
triggers a reset, or MR goes from high to low.
connects to V . V
may exceed V . Connect
CC
BAT
CC
to V if no battery is used.
CC
goes low; otherwise, PFO remains high. Connect
to ground if unused.
Table 3. Pin Description
Pin
Name
Function
STM690
STM802
STM704
STM806
STM804
STM805
STM795
–
–
7
–
–
–
1
2
3
4
5
6
8
–
6
7
–
4
5
1
2
–
3
–
–
8
6
–
7
–
4
5
1
2
–
3
–
–
8
–
6
–
7
4
5
1
2
–
3
–
–
8
MR
Push-button Reset Input
WDI Watchdog Input
RST Active-Low Reset Output
RST Active-High Reset Output
PFI
Power-fail Input
PFO Power-fail Output
V
OUT
Supply Output for External LPSRAM
Supply Voltage
V
CC
V
CC
Switch Output
Vccsw
V
SS
Ground
E
Chip Enable Input
E
CON
Conditioned Chip Enable Output
Backup-Battery Input
V
BAT
6/32
STM690/704/795/802/804/805/806
Figure 8. Block Diagram (STM690/802/804/805)
VCC
VOUT
VBAT
COMPARE
COMPARE
VSO
VRST
trec
Generator
RST(RST)(1)
WATCHDOG
TIMER
WDI
PFI
VPFI
COMPARE
PFO
AI07897
Note: 1. For STM804/805, reset output is active-high and open drain.
Figure 9. Block Diagram (STM704/806)
VCC
VOUT
VBAT
COMPARE
COMPARE
VSO
VRST
trec
Generator
RST
MR
PFI
VPFI
COMPARE
PFO
AI07898
7/32
STM690/704/795/802/804/805/806
Figure 10. Block Diagram (STM795)
VCC
VOUT
VBAT
VCCSW
COMPARE
COMPARE
VSO
trec
Generator
RST
VRST
ECON OUTPUT
CONTROL
E
ECON
PFO
PFI
VPFI
COMPARE
AI08852
Figure 11. Hardware Hookup
(2)
VCCSW
Regulator
Unregulated
Voltage
VCC
VCC
LPSRAM
VIN
VCC
VCC
VOUT
STM690/704/
795/802/804/
805/806
0.1µF
E
E
0.1µF
WDI(1)
From Microprocessor
E(2)
(2)
ECON
R1
R2
PFI(3)
MR(4)
VBAT
PFO(3)
RST
To Microprocessor NMI
To Microprocessor Reset
Push-Button
AI08853
Note: 1. For STM690/802/804/805.
2. For STM795 only.
3. Not available on STM795.
4. For STM704/806.
8/32
STM690/704/795/802/804/805/806
OPERATION
Reset Output
The STM690/704/795/802/804/805/806 Supervi-
sor asserts a reset signal to the MCU whenever
Note: Input frequency greater than 20ns (50MHz)
will be filtered.
V
goes below the reset threshold (V
), a
RST
CC
watchdog time-out occurs, or when the Push-but-
ton Reset Input (MR) is taken low. RST is guaran-
teed to be a logic low (logic high for STM804/805)
Back-up Battery Switchover
In the event of a power failure, it may be necessary
to preserve the contents of external SRAM
for 0V < V
< V
if V
is greater than 1V.
CC
RST
BAT
through V
. With a backup battery installed with
, the devices automatically switch the
OUT
Without a back-up battery, RST is guaranteed val-
voltage V
BAT
id down to V =1V.
CC
SRAM to the back-up supply when V falls.
Note: If back-up battery is not used, connect both
CC
During power-up, once V
exceeds the reset
CC
threshold an internal timer keeps RST low for the
V
and V
to V
.
BAT
OUT
CC
reset time-out period, t . After this interval RST
rec
returns high.
This family of Supervisors does not always con-
nect V to V when V is greater than V
.
CC
BAT
OUT
BAT
If V drops below the reset threshold, RST goes
CC
V
connects to V
CC
(through a 100Ω switch)
BAT
OUT
SW
low. Each time RST is asserted, it stays low for at
least the reset time-out period (t ). Any time V
goes below the reset threshold the internal timer
clears. The reset timer starts when V
above the reset threshold.
when V is below V
(2.4V) or V
(whichever
BAT
rec
CC
is lower). This is done to allow the back-up battery
(e.g., a 3.6V lithium cell) to have a higher voltage
returns
CC
than V
.
CC
Assuming that V
> 2.0V, switchover at V en-
SO
BAT
sures that battery back-up mode is entered before
Push-button Reset Input (STM704/806)
A logic low on MR asserts reset. Reset remains
V
gets too close to the 2.0V minimum required
to reliably retain data in most external SRAMs.
When V recovers, hysteresis is used to avoid
OUT
asserted while MR is low, and for t (see Figure
rec
CC
37., page 24) after it returns high. The MR input
has an internal 40kΩ pull-up resistor, allowing it to
be left open if not used. This input can be driven
with TTL/CMOS-logic levels or with open-drain/
collector outputs. Connect a normally open mo-
mentary switch from MR to GND to create a man-
ual reset function; external debounce circuitry is
not required. If MR is driven from long cables or
the device is used in a noisy environment, connect
a 0.1µF capacitor from MR to GND to provide ad-
ditional noise immunity. MR may float, or be tied to
oscillation around the V point. V
is connect-
SO
OUT
ed to V through a 3Ω PMOS power switch.
CC
Note: The back-up battery may be removed while
V
is valid, assuming V
is adequately decou-
CC
BAT
pled (0.1µF typ), without danger of triggering a re-
set.
Table 4. I/O Status in Battery Back-up
Pin
Status
V
when not used.
V
OUT
Connected to V
through internal switch
BAT
CC
V
Disconnected from V
Disabled
CC
PFI
PFO
E
OUT
Watchdog Input (NOT available on STM704/
795/806)
The watchdog timer can be used to detect an out-
of-control MCU. If the MCU does not toggle the
Logic Low
High impedance
Logic High
Watchdog Input (WDI) within t
(1.6sec typ), the
WD
reset is asserted. The internal watchdog timer is
cleared by either:
E
CON
WDI
MR
Watchdog timer is disabled
Disabled
1. a reset pulse, or
2. by toggling WDI (high-to-low or low-to-high),
which can detect pulses as short as 50ns. If
WDI is tied high or low, a reset pulse is
RST
RST
Logic Low
triggered every 1.8sec (t
+ t ).
WD
rec
Logic High
The timer remains cleared and does not count for
as long as reset is asserted. As soon as reset is re-
leased, the timer starts counting (see Figure
38., page 24).
V
Connected to V
OUT
BAT
Vccsw Logic High (STM795)
9/32
STM690/704/795/802/804/805/806
Chip-Enable Gating (STM795 only)
Any time a reset is generated, the chip-enable
transmission gate remains disabled and E remains
high impedance (regardless of E activity) for the
first half of the reset time-out period (t /2). When
rec
the chip enable transmission gate is enabled, the
mal operation (reset not asserted), the E transmis-
sion gate is enabled and passes all E transitions.
When reset is asserted, this path becomes dis-
abled, preventing erroneous data from corrupting
the CMOS RAM. The short E propagation delay
impedance of E appears as a 40Ω resistor in se-
ries with the load at E
. The propagation delay
CON
through the chip-enable transmission gate de-
pends on V , the source impedance of the drive
CC
connected to E, and the loading on E
. The chip
CON
from E to E
enables the STM795 to be used
enable propagation delay is production tested
from the 50% point on E to the 50% point on E
CON
with most µPs. If E is low when reset asserts,
remains low for typically 10µs to permit the
CON
E
using a 50Ω driver and a 50pF load capacitance
CON
current WRITE cycle to complete.
Chip Enable Input (STM795 only)
The chip-enable transmission gate is disabled and
E is high impedance (disabled mode) while reset
is asserted. During a power-down sequence when
Chip Enable Output (STM795 only)
When the chip-enable transmission gate is en-
abled, the impedance of E is equivalent to a
V
passes the reset threshold, the chip-enable
CC
CON
transmission gate disables and E immediately be-
comes high impedance if the voltage at E is high.
If E is low when reset asserts, the chip-enable
transmission gate will disable 10µs after reset as-
serts (see Figure 13). This permits the current
WRITE cycle to complete during power-down.
40Ω resistor in series with the source driving E. In
the disabled mode, the transmission gate is off
and an active pull-up connects E
to V
(see
CON
OUT
Figure 12). This pull-up turns off when the trans-
mission gate is enabled.
Figure 12. Chip-Enable Gating
VCC
trec
Generator
RST
COMPARE
VRST
VOUT
E
CON OUTPUT
CONTROL
E
ECON
AI08802
Figure 13. Chip Enable Waveform (STM795)
VCC
VRST
VBAT
ECON
½ trec
½ trec
10µs
trec
trec
RST
E
AI08855c
10/32
STM690/704/795/802/804/805/806
Power-fail Input/Output (NOT available on STM795)
The Power-fail Input (PFI) is compared to an inter-
drops
CC
nal reference voltage (independent from the V
RST
comparator). If PFI is less than the power-fail
er-fail comparator is enabled and PFO follows PFI.
If the comparator is unused, PFI should be con-
threshold (V ), the Power-Fail Output (PFO) will
PFI
go low. This function is intended for use as an un-
dervoltage detector to signal a failing power sup-
ply. Typically PFI is connected through an external
voltage divider (see Figure 11., page 8) to either
the unregulated DC input (if it is available) or the
nected to V
and PFO left unconnected. PFO
SS
may be connected to MR on the STM704/806 so
that a low voltage on PFI will generate a reset out-
put.
regulated output of the V regulator. The voltage
divider can be set up such that the voltage at PFI
CC
Applications Information
These Supervisor circuits are not short-circuit pro-
falls below V
several milliseconds before the
input to the STM690/704/795/802/
PFI
tected. Shorting V
to ground - excluding pow-
OUT
regulated V
CC
er-up transients such as charging a decoupling
capacitor - destroys the device. Decouple both
804/805/806 or the microprocessor drops below
the minimum operating voltage.
During battery back-up, the power-fail comparator
is turned off and PFO goes (or remains) low (see
V
and V
pins to ground by placing 0.1µF ca-
CC
BAT
pacitors as close to the device as possible.
Figure 14. Power-fail Comparator Waveform (STM690/704/802/804/805/806)
V
CC
V
RST
V
(2.4V)
SW
trec
PFO
PFO follows PFI
PFO follows PFI
RST
AI08861a
11/32
STM690/704/795/802/804/805/806
Using a SuperCap™ as a Backup Power
Source
Negative-Going V Transients
CC
The STM690/704/795/802/804/805/806 Supervi-
SuperCaps™ are capacitors with extremely high
capacitance values (e.g., order of 0.47F) for their
size. Figure 15 shows how to use a SuperCap as
a back-up power source. The SuperCap may be
sors are relatively immune to negative-going V
CC
transients (glitches). Figure 33., page 21 was gen-
erated using a negative pulse applied to V
,
CC
starting at V
+ 0.3V and ending below the reset
RST
connected through a diode to the V
supply.
is above
threshold by the magnitude indicated (comparator
overdrive). The graph indicates the maximum
CC
Since V
can exceed V
while V
BAT
CC
CC
the reset threshold, there are no special precau-
tions when using these supervisors with a Super-
Cap.
pulse width a negative V
transient can have
CC
without causing a reset pulse. As the magnitude of
the transient increases (further below the thresh-
old), the maximum allowable pulse width decreas-
es. Any combination of duration and overdrive
which lies under the curve will NOT generate a re-
Figure 15. Using a SuperCap™
5V
set signal. Typically, a V
transient that goes
CC
VCC
VOUT
To external SRAM
STMXXX
VBAT
RST
To µP
GND
AI08805
12/32
STM690/704/795/802/804/805/806
TYPICAL OPERATING CHARACTERISTICS
Note: Typical values are at T = 25°C.
A
Figure 16. V -to-V
On-Resistance vs. Temperature
OUT
CC
5.0
4.0
3.0
2.0
1.0
V
V
V
= 3.0V
= 4.5V
= 5.5V
CC
CC
CC
0.0
0
20
40
60
80
100
120
–40
–20
Temperature (°C)
AI10498
Figure 17. V
-to-V
BAT
On-Resistance vs. Temperature
OUT
160
140
120
100
80
60
V
V
V
V
= 2.0V
BAT
BAT
BAT
BAT
= 3.0V
= 3.3V
= 3.6V
40
20
0
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09140b
13/32
STM690/704/795/802/804/805/806
Figure 18. Supply Current vs. Temperature (no load)
30
25
20
15
10
5
V
V
V
V
V
= 2.7V
= 3.0V
= 3.6V
= 4.5V
= 5.5V
CC
CC
CC
CC
CC
0
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09141b
Figure 19. Battery Current vs. Temperature
1000
100
10
V
V
V
= 2.0V
BAT
BAT
BAT
= 3.0V
= 3.6V
1
0.1
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI10499
14/32
STM690/704/795/802/804/805/806
Figure 20. V
Threshold vs. Temperature
PFI
1.270
1.265
1.260
1.255
1.250
1.245
1.240
1.235
1.230
1.225
V
V
V
V
= 2.5V
= 3.0V
= 3.3V
= 3.6V
CC
CC
CC
CC
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09142b
Figure 21. Reset Comparator Propagation Delay vs. Temperature
30
28
26
24
22
20
18
16
14
12
10
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09143b
15/32
STM690/704/795/802/804/805/806
Figure 22. Power-up t
vs. Temperature
rec
240
235
230
225
220
215
210
V
V
V
= 3.0V
= 4.5V
= 5.5V
CC
CC
CC
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09144b
Figure 23. Normalized Reset Threshold vs. Temperature
1.004
1.002
1.000
0.998
0.996
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09145b
16/32
STM690/704/795/802/804/805/806
Figure 24. Watchdog Time-out Period vs. Temperature
1.90
1.85
1.80
1.75
1.70
1.65
1.60
V
V
V
= 3.0V
= 4.5V
= 5.5V
CC
CC
CC
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09146b
Figure 25. E to E
On-Resistance vs. Temperature
CON
60
50
40
30
20
10
V
V
V
= 3.0V
CC
CC
CC
= 4.5V
= 5.5V
0
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09147b
17/32
STM690/704/795/802/804/805/806
Figure 26. PFI to PFO Propagation Delay vs. Temperature
4.0
V
V
V
V
= 3.0V
= 3.6V
= 4.5V
= 5.5V
CC
CC
CC
CC
3.0
2.0
1.0
0.0
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09148b
Figure 27. Output Voltage vs. Load Current (V = 5V; V
= 2.8V; T = 25°C)
A
CC
BAT
5.00
4.98
4.96
4.94
0
10
20
30
40
50
I
(mA)
OUT
AI10496
18/32
STM690/704/795/802/804/805/806
Figure 28. Output Voltage vs. Load Current (V = 0V; V
= 2.8V; T = 25°C)
A
CC
BAT
2.80
2.78
2.76
2.74
2.72
2.70
2.68
2.66
0.0
0.2
0.4
0.6
0.8
1.0
I
(mA)
OUT
AI10497
Figure 29. RST Output Voltage vs. Supply Voltage
5
5
4
3
2
1
0
V
V
RST
CC
4
3
2
1
0
500ms/div
AI09149b
19/32
STM690/704/795/802/804/805/806
Figure 30. RST Output Voltage vs. Supply Voltage
5
4
3
2
1
5
V
V
RST
CC
4
3
2
1
0
0
500ms/div
AI09150b
Figure 31. Power-fail Comparator Response Time (Assertion)
5V
1V/div
PFO
0V
1.3V
PFI
500mV/div
0V
500ns/div
AI09153b
20/32
STM690/704/795/802/804/805/806
Figure 32. Power-fail Comparator Response Time (De-Assertion)
5V
1V/div
PFO
0V
1.3V
PFI
500mV/div
0V
500ns/div
AI09154b
Figure 33. Maximum Transient Duration vs. Reset Threshold Overdrive
6000
5000
4000
Reset occurs
above the curve.
3000
2000
1000
0
0.001
0.01
0.1
1
10
Reset Comparator Overdrive, V
– V (V)
CC
RST
AI09156b
21/32
STM690/704/795/802/804/805/806
Figure 34. E to E
Propagation Delay vs. Temperature
CON
4.0
3.0
2.0
1.0
V
V
V
= 3.0V
= 4.5V
= 5.5V
CC
CC
CC
0.0
–40
–20
0
20
40
60
80
100
120
Temperature (°C)
AI09157b
MAXIMUM RATING
Stressing the device above the rating listed in the
Absolute Maximum Ratings” table may cause per-
manent damage to the device. These are stress
ratings only and operation of the device at these or
any other conditions above those indicated in the
Operating sections of this specification is not im-
plied. Exposure to Absolute Maximum Rating con-
ditions for extended periods may affect device
reliability. Refer also to the STMicroelectronics
SURE Program and other relevant quality docu-
ments.
Table 5. Absolute Maximum Ratings
Symbol
Parameter
Value
Unit
T
Storage Temperature (V Off)
–55 to 150
°C
STG
CC
Lead Solder Temperature for 10 seconds
Input or Output Voltage
Supply Voltage
(1)
260
°C
V
T
SLD
V
–0.3 to V +0.3
IO
CC
V
/V
–0.3 to 6.0
20
V
CC BAT
I
O
Output Current
mA
mW
P
Power Dissipation
320
D
Note: 1. Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150
seconds).
22/32
STM690/704/795/802/804/805/806
DC AND AC PARAMETERS
This section summarizes the operating measure-
ment conditions, and the DC and AC characteris-
tics of the device. The parameters in the DC and
AC characteristics Tables that follow, are derived
from tests performed under the Measurement
Conditions summarized in Table 6, Operating and
AC Measurement Conditions. Designers should
check that the operating conditions in their circuit
match the operating conditions when relying on
the quoted parameters.
Table 6. Operating and AC Measurement Conditions
Parameter
STM690/704/795/
Unit
802/804/805/806
V
/V
Supply Voltage
1.0 to 5.5
–40 to 85
≤ 5
V
°C
ns
V
CC BAT
Ambient Operating Temperature (T )
A
Input Rise and Fall Times
0.2 to 0.8V
Input Pulse Voltages
CC
0.3 to 0.7V
Input and Output Timing Ref. Voltages
V
CC
Figure 35. E to E
Propagation Delay Test Circuit
CON
VCC
VCC
VBAT
3.6V
STM690/704/
795/802/804/
805/806
25Ω Equivalent
Source Impedance
E
ECON
50Ω
50Ω Cable
50Ω
(1)
50pF CL
GND
AI08854
Note: 1. C includes load capacitance and scope probe capacitance.
L
Figure 36. AC Testing Input/Output Waveforms
0.8V
CC
0.7V
CC
0.3V
CC
0.2V
CC
AI02568
23/32
STM690/704/795/802/804/805/806
Figure 37. MR Timing Waveform
MR
tMLRL
RST (1)
trec
tMLMH
AI07837a
Note: 1. RST for STM805.
Figure 38. Watchdog Timing
VCC
trec
RST
tWD
WDI
AI07891
Table 7. DC and AC Characteristics
Alter-
(1)
Sym
Description
Min
Typ
Max
Unit
Test Condition
native
V
,
CC
(2)
(3)
T = –40 to +85°C
A
Operating Voltage
5.5
V
1.1
V
BAT
Excluding I
Excluding I
(V < 5.5V)
40
35
60
50
µA
µA
OUT
CC
V
V
Supply Current
CC
(V < 3.6V)
CC
OUT
I
CC
Excluding I
OUT
= 2.3V,
Supply Current in
CC
(V
25
35
µA
BAT
Battery Back-up Mode
V
CC
= 2.0V, MR = V
)
CC
Excluding I
V
Supply Current in
OUT
BAT
(4)
0.4
1.0
µA
V
I
BAT
(V
BAT
= 3.6V)
Battery Back-up Mode
V
0.03
–
V
–
CC
CC
(5)
I
= 5mA
OUT1
0.015
V
0.3
–
V
0.15
–
CC
CC
I
= 75mA
V
OUT1
V
OUT1
V
OUT
Voltage (Active)
I
= 250µA,
OUT1
V
–
V
–
CC
CC
V
(5)
0.0015
0.0006
V
CC
> 2.5V
V
–
V
0.034
–
BAT
0.1
BAT
I
= 250µA, V
= 1mA, V
= 2.3V
BAT
V
V
OUT2
V
Voltage (Battery
OUT
V
OUT2
Back-up)
to V On-resistance
V
BAT
–
I
= 2.3V
BAT
OUT2
0.14
V
CC
3
4
Ω
Ω
OUT
V
to V
On-resistance
100
BAT
OUT
24/32
STM690/704/795/802/804/805/806
Alter-
native
(1)
Sym
Description
Min
Typ
Max
Unit
Test Condition
STM704/806 only;
Input Leakage Current (MR)
20
75
2
350
µA
MR = 0V, V = 3V
CC
I
LI
0V = V = V
Input Leakage Current (PFI)
Input Leakage Current (WDI)
–25
–1
+25
+1
nA
µA
IN
CC
CC
0V = V = V
IN
STM804/805/795;
I
LO
Output Leakage Current
–1
+1
µA
(6)
0V = V = V
IN
CC
V
V
V
(max) < V < 5.5V
0.7V
CC
Input High Voltage (MR, WDI)
Input Low Voltage (MR, WDI)
V
V
IH
RST
CC
V
(max) < V < 5.5V
0.3V
CC
IL
RST
CC
V
= V
(max),
Output Low Voltage (PFO,
RST, RST, Vccsw)
CC
I
RST
0.3
V
V
= 3.2mA
SINK
V
OL
V
= V
(max),
CC
RST
Output Low Voltage (E
)
0.2V
CON
CC
I
= 1.6mA, E = 0V
OUT
I
OL
= 40µA,
V
= 1.0V, V
T = 0°C to 85°C
A
= V
,
0.3
0.3
V
CC
BAT
CC
V
Output Low Voltage (RST)
Output High Voltage (RST,
OL
I
OL
= 200µA,
V
V
V
V
V
V
V
= 1.2V, V
= V
BAT
CC
CC
I
V
= 1mA,
(max)
RST
SOURCE
2.4
(7)
= V
RST)
CC
V
= V
(max),
CC
RST
V
OH
Output High Voltage (E
)
0.8V
CON
CC
I
= 1.6mA, E = V
OUT
CC
I
V
= 75µA,
SOURCE
0.8V
0.8V
Output High Voltage (PFO)
CC
= V
(max)
CC
RST
I
= 100µA,
V
OH
Battery Back-up (Vccsw,
SOURCE
BAT
V
= 0V, V
= 2.8V
RST)
CC
BAT
V
OHB
I
= 75µA,
SOURCE
V
OH
Battery Back-up (E
)
CON
0.8V
BAT
V
= 0V, V
= 2.8V
CC
BAT
Power-fail Comparator (NOT available on STM795)
STM802/
804/806
1.212
1.237
1.262
V
PFI Falling
(V < 3.6V)
V
PFI Input Threshold
PFI
CC
STM690/
704/805
1.187
1.237
10
1.287
20
V
PFI Rising (V < 3.6V)
PFI Hysteresis
mV
µs
CC
PFI to PFO Propagation
Delay
t
2
PFD
PFO Output Short to
GND Current
I
V
= 3.6V, PFO = 0V
CC
0.1
0.75
2.0
mA
SC
Battery Switchover
V
BAT
V
BAT
V
BAT
V
BAT
> V
< V
> V
< V
V
V
V
SW
SW
SW
SW
SW
Power-down
Power-up
V
BAT
Battery Back-up
(8,9)
Switchover Voltage
V
SW
V
V
SO
V
BAT
V
V
2.4
40
V
SW
Hysteresis
mV
25/32
STM690/704/795/802/804/805/806
Alter-
native
(1)
Sym
Description
Min
Typ
Max
Unit
Test Condition
Reset Thresholds
STM690T/
704T/795T/
805T
V
Falling
Rising
3.00
3.00
3.075
3.085
3.15
3.17
V
V
CC
V
V
CC
Falling
Rising
Falling
3.00
3.00
2.85
3.075
3.085
2.925
3.12
3.14
3.00
V
V
V
CC
STM802T/
804T/806T
V
CC
CC
STM690S/
704S/795S/
805S
V
V
V
Rising
2.85
2.935
3.02
V
CC
(10)
Reset Threshold
V
RST
Falling
Rising
Falling
2.88
2.88
2.55
2.925
2.935
2.625
3.00
3.02
2.70
V
V
V
CC
STM802S/
804S/806S
V
CC
CC
STM690R/
704R/795R/
805R
V
V
V
Rising
2.55
2.635
2.72
V
CC
Falling
Rising
2.59
2.59
140
2.625
2.635
200
2.70
2.72
280
V
V
CC
STM802R/
804R/806R
V
CC
t
V
CC
< 3.6V
RST Pulse Width
ms
rec
Push-button Reset Input (STM704/806)
t
t
MR
MR Pulse Width
100
20
60
ns
ns
MLMH
t
t
MRD
MR to RST Output Delay
500
MLRL
Watchdog Timer (NOT available on STM704/795/806)
t
V
(max) < V < 3.6V
Watchdog Timeout Period
WDI Pulse Width
1.12
100
1.60
20
2.24
s
WD
RST
RST
CC
V
(max) < V < 3.6V
ns
CC
Chip-Enable Gating (STM795 only)
E-to-E Resistance
V
V
= V
= V
(max)
(max)
46
2
Ω
CON
CC
CC
RST
E-to-E
Propagation Delay
7
ns
µs
CON
RST
Reset-to-E
High Delay
10
CON
V
CC
= 3.6V, Disable Mode,
I
E
CON
Short Circuit Current
0.1
0.75
2.0
mA
SC
E
CON
= 0V
Note: 1. Valid for Ambient Operating Temperature: T = –40 to 85°C; V = V
(max) to 5.5V; and V
= 2.8V (except where noted).
BAT
A
CC
RST
2. V supply current, logic input leakage, Watchdog functionality, Push-button Reset functionality, PFI functionality, state of RST and
CC
RST tested at V
= 3.6V, and V = 5.5V. The state of RST or RST and PFO is tested at V = V (min). Either V or V
BAT
CC CC CC CC BAT
can go to 0V if the other is greater than 2.0V.
3. V (min) = 1.0V for T = 0°C to +85°C.
CC
A
4. Tested at V
= 3.6V, V = 3.5V and 0V.
BAT
CC
5. Guaranteed by design.
6. The leakage current measured on the RST pin (STM804/805) or RST pin (STM795) is tested with the reset output not asserted
(output high impedance).
7. Not valid for STM795/804/805 (open drain).
8. When V
9. When V
> V > V , V
remains connected to V until V drops below V
.
SW
BAT
CC
SW
OUT
CC
CC
> V > V
, V
BAT
remains connected to V until V drops below the battery voltage (V
) – 75mV.
BAT
SW
CC
OUT
CC
CC
10. The reset threshold tolerance is wider for V rising than for V falling due to the 10mV (typ) hysteresis, which prevents internal
CC
CC
oscillation.
26/32
STM690/704/795/802/804/805/806
PACKAGE MECHANICAL
Figure 39. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mech. Drawing
h x 45˚
A2
A
C
B
ddd
e
D
8
1
E
H
A1
α
L
SO-A
Note: Drawing is not to scale.
Table 8. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data
mm
Min
1.35
0.10
0.33
0.19
4.80
–
inches
Min
Symb
Typ
–
Max
1.75
0.25
0.51
0.25
5.00
0.10
4.00
–
Typ
Max
0.069
0.010
0.020
0.010
0.197
0.004
0.157
–
A
A1
B
–
0.053
0.004
0.013
0.007
0.189
–
–
–
–
–
C
–
–
D
–
–
ddd
E
–
–
–
3.80
–
–
0.150
–
e
1.27
–
0.050
H
5.80
0.25
0.40
0°
6.20
0.50
0.90
8°
–
–
–
–
0.228
0.010
0.016
0°
0.244
0.020
0.035
8°
h
–
L
–
α
–
N
8
8
27/32
STM690/704/795/802/804/805/806
Figure 40. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline
D
8
1
5
4
c
E1
E
α
A1
L
A
A2
L1
CP
b
e
TSSOP8BM
Note: Drawing is not to scale.
Table 9. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanical Data
mm
Min
–
inches
Min
–
Symb
Typ
–
Max
1.10
0.15
0.95
0.40
0.23
0.10
3.10
–
Typ
–
Max
0.043
0.006
0.037
0.016
0.009
0.004
0.122
–
A
A1
A2
b
–
0.05
0.75
0.25
0.13
–
–
0.002
0.030
0.010
0.005
–
0.85
–
0.034
–
c
–
–
CP
D
–
–
3.00
0.65
4.90
3.00
0.55
0.95
–
2.90
–
0.118
0.026
0.193
0.118
0.022
0.037
–
0.114
–
e
E
4.65
2.90
0.40
–
5.15
3.10
0.70
–
0.183
0.114
0.016
–
0.203
0.122
0.030
–
E1
L
L1
α
0°
6°
0°
6°
N
8
8
28/32
STM690/704/795/802/804/805/806
PART NUMBERING
Table 10. Ordering Information Scheme
Example:
STM690
T
M
6
E
Device Type
STM690/704/795/802/804/805/806
Reset Threshold Voltage
T = STM690/704/795/805 = V
= 3.00V to 3.15V
RST
STM802/804/806 = V
= 3.00V to 3.12V
RST
S = STM690/704/795/805 = V
= 2.85V to 3.00V
RST
STM802/804/806 = V
= 2.88V to 3.00V
RST
R = STM690/704/795/805 = V
= 2.55V to 2.70V
RST
STM802/804/806 = V
= 2.59V to 2.70V
RST
Package
M = SO8
(1)
DS = TSSOP8
Temperature Range
6 = –40 to 85°C
Shipping Method
E = Tubes
F = Tape & Reel
Note: 1. Contact local ST sales office for availability.
For other options, or for more information on any aspect of this device, please contact the ST Sales Office
nearest you.
29/32
STM690/704/795/802/804/805/806
Table 11. Marking Description
Part Number
Reset Threshold
Package
SO8
Topside Marking
STM690T
3.075
2.925
2.625
3.075
2.925
2.625
3.075
2.925
2.625
3.075
2.925
2.625
3.075
2.925
2.625
3.075
2.925
2.625
3.075
2.925
2.625
690T
TSSOP8
SO8
STM690S
STM690R
STM704T
STM704S
STM704R
STM795T
STM795S
STM795R
STM802T
STM802S
STM802R
STM804T
STM804S
STM804R
STM805T
STM805S
STM805R
STM806T
STM806S
STM806R
690S
690R
704T
704S
704R
795T
795S
795R
802T
802S
802R
804T
804S
804R
805T
805S
805R
806T
806S
806R
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
SO8
TSSOP8
30/32
STM690/704/795/802/804/805/806
REVISION HISTORY
Table 12. Document Revision History
Date
Version
Revision Details
October 31, 2003
1.0
First Issue
Reformatted; update characteristics (Figure 1, 3, 4, 11, 13, 14, 37; Table 1, 3, 4, 7,
9, 11)
22-Dec-03
16-Jan-04
2.0
2.1
Add Typical Operating Characteristics (Figure 17, 18, 20, 21, 22, 23, 24, 25, 26, 29,
30, 31, 32, 33, 34)
07-Apr-04
25-May-04
2.2
3.0
Update characteristics (Figure 13, 29, 30, Table 1, 3, 7)
Update characteristics (Table 3, 7)
Update package availability, pin description; promote document (Figure 1, 14;
Table 3, 10)
02-Jul-04
4.0
5.0
Clarify root part numbers, pin descriptions, update characteristics (Figure 2, 3, 4, 5,
6, 7, 8, 9, 10, 11, 13, 14, 35; Table 1, 3, 6, 7, 10)
29-Sep-04
Update Characteristics (Figure 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27,
28, 29, 30, 31, 32, 33, 34, 35; Table 7)
25-Feb-05
05-Apr-06
6.0
7
Update characteristics (Figure 13)
31/32
STM690/704/795/802/804/805/806
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2006 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
32/32
相关型号：
©2020 ICPDF网 联系我们和版权申明