TSM103 [STMICROELECTRONICS]
DUAL OPERATIONAL AMPLIFIER AND VOLTAGE REFERENCE; 双路运算放大器和基准电压源型号: | TSM103 |
厂家: | ST |
描述: | DUAL OPERATIONAL AMPLIFIER AND VOLTAGE REFERENCE |
文件: | 总9页 (文件大小:95K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
TSM103/A
DUAL OPERATIONAL AMPLIFIER AND
VOLTAGE REFERENCE
NOT FOR NEW DESIGN - REPLACED BY TSM103W
OPERATIONAL AMPLIFIER
■LOW INPUT OFFSET VOLTAGE : 0.5mV
typ.for TSM103A
■ LOW SUPPLY CURRENT : 350µA/op.
(@ VCC = 5V)
■ MEDIUM BANDWIDTH (unity gain) : 0.9MHz
■ LARGE OUTPUT VOLTAGE SWING : 0V to
(VCC - 1.5V)
■ INPUT COMMON MODE VOLTAGE RANGE
D
SO8
INCLUDES GROUND
■ WIDE POWER SUPPLY RANGE : 3 to 32V
±1.5 TO ±16V
(Plastic Micropackage)
VOLTAGE REFERENCE
■ FIXED OUTPUT VOLTAGE REFERENCE 2.5V
■ 0.4% AND 1% VOLTAGE PRECISION
■SINK CURRENT CAPABILITY : 1 to 100mA
■ TYPICAL OUTPUT IMPEDANCE : 0.2Ω
PIN CONNECTIONS (top view)
DESCRIPTION
The TSM103 is a monolithic IC that includes one
independent op-amp and another op-amp for
which the non inverting input is wired to a 2.5V
fixed Voltage Reference. This device is offering
space and cost saving in many applications like
power supply management or data acquisition
systems.
Output 1
1
V
+
8
7
6
CC
OP1
OP2
Inverting Input 1
Output 2
2
3
4
-
+
Inverting Input 2
Non-inverting Input 2
Non-inverting Input 1
+
-
V
-
5
CC
VRef
ORDER CODE
Package
Part Number
Temperature Range
D
TSM103I/AI
-40°C, +105°C
•
D = Small Outline Package (SO) - also available in Tape & Reel (DT)
January 2003
1/9
TSM103/A
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
VCC
Vid
Supply Voltage
36
36
V
V
Differential Input Voltage
Input Voltage
Vi
-03. to +36
-55 to +125
150
V
Toper
Tj
Operating Free-air Temperature Range
Maximum Junction Temperature
°C
°C
Rthja
Thermal Resistance Junction to Ambient (SO package)
175
°C/W
ELECTRICAL CHARACTERISTICS
Symbol
Parameter
Min.
Typ.
Max.
Unit
Total Supply Current, excluding Current in the
Voltage Reference
VCC+ = 5V, no load
Tmin. < Tamb < Tmax.
VCC+ = 30V, no load
Tmin. < Tamb < Tmax
ICC
1.2
2
mA
0.7
2/9
TSM103/A
OPERATOR 2 (independent op-amp)
+
VCC = +5V, VCC = Ground, Vo = 1.4V,Tamb = 25°C (unless otherwise specified)
Symbol
Parameter
Min.
Typ.
Max.
Unit
Vio
Input Offset Voltage
TSM103, Tamb = 25°C
min. ≤ Tamb ≤ Tmax.
TSM103A, Tamb = 25°C
min. ≤ Tamb ≤ Tmax.
mV
1
4
5
2
3
T
0.5
T
DVio
Iio
Input Offset Voltage Drift
Input Offset Current
7
2
µV/°C
30
50
nA
T
min. ≤ Tamb ≤ Tmax.
Input Bias Current
min. ≤ Tamb ≤ Tmax
Iib
20
150
200
nA
T
Avd
Large Signal Voltage Gain
V/mV
VCC = 15V, RL = 2k, Vo = 1.4V to 11.4V
50
25
100
100
T
min. ≤ Tamb ≤ Tmax.
SVR
Vicm
Supply Voltage Rejection Ratio
VCC = 5V to 30V
dB
V
65
Input Common Mode Voltage Range
1)
0
0
(VCC+) -1.5
VCC = +30V - see note
+
T
min. ≤ Tamb ≤ Tmax.
Common Mode Rejection Ratio
min. ≤ Tamb ≤ Tmax.
(VCC ) -2
CMR
Isource
Io
70
60
85
dB
mA
mA
mA
T
Output Current Source
VCC = +15V, Vo = 2V, Vid = +1V
20
10
40
40
Short Circuit to Ground
V
CC = +15V
60
Isink
Output Current Sink
Vid = -1V,
20
28
VCC = +15V, Vo = 2V
VOH
High Level Output Voltage
V
+
VCC = 30V
27
27
Tamb = 25°C, RL = 10k
T
min. ≤ Tamb ≤ Tmax.
VOL
Low Level Output Voltage
mV
5
20
20
RL = 10k
T
min. ≤ Tamb ≤ Tmax.
SR
Slew Rate at Unity Gain
V/µs
MHz
%
Vi = 0.5 to 3V, VCC = 15V
RL = 2k, CL = 100pF, unity gain
0.2
0.5
0.4
0.9
GBP
THD
Gain Bandwidth Product
VCC = 30V,RL = 2k, CL = 100pF
f = 100kHz, Vin = 10mV
Total Harmonic Distortion
f = 1kHz
0.02
AV = 20dB,RL = 2k, VCC = 30V
CL = 100pF, Vo = 2Vpp
1. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of
+
the common-mode voltage range is V
- 1.5V.
CC
But either of both inputs can go to +36V without damage.
3/9
TSM103/A
OPERATOR 1 (op-amp with non-inverting input connected to the internal Vref)
+
VCC = +5V, VCC- = Ground, Tamb = 25°C (unless otherwise specified)
Symbol
Parameter
Min.
Typ.
Max.
Unit
Vio
Input Offset Voltage
icm = 0V
TSM103, Tamb = 25°C
min. ≤ Tamb ≤ Tmax.
TSM103A, Tamb = 25°C
min. ≤ Tamb ≤ Tmax.
mV
V
1
4
5
2
3
T
0.5
T
DVio
Iib
Input Offset Voltage Drift
7
µV/°C
Input Bias Current
negative input
nA
20
Avd
SVR
Isource
Large Signal Voltage Gain
V/mV
dB
V
icm = 0V
100
100
VCC = 15V, RL = 2k
Supply Voltage Rejection Ratio
V
icm = 0V
VCC+ = 5V to 30V
65
20
Output Current Source
Vo = 2V
mA
40
40
V
CC = +15V, Vid = +1V
Io
Short Circuit to Ground
VCC = +15V
mA
mA
60
Isink
Output Current Sink
Vid = -1V,
10
20
V
CC = +15V, Vo = 2V
VOH
High Level Output Voltage
V
+
VCC = 30V
27
27
T
T
amb = 25°C, RL = 10k
min. ≤ Tamb ≤ Tmax.
28
5
VOL
Low Level Output Voltage
mV
20
20
RL = 10k
T
min. ≤ Tamb ≤ Tmax.
SR
Slew Rate at Unity Gain
V/µs
MHz
%
Vi = 0.5 to 2V, VCC = 15V
RL = 2k, CL = 100pF, unity gain
0.2
0.5
0.4
0.9
GBP
THD
Gain Bandwidth Product
V
CC = 30V,RL = 2k, CL = 100pF
f = 100kHz, Vin = 10mV
Total Harmonic Distortion
f = 1kHz
0.02
AV = 20dB,RL = 2k, VCC = 30V
CL = 100pF, Vo = 2Vpp
4/9
TSM103/A
VOLTAGE REFERENCE
Symbol
Parameter
Value
Unit
Ik
Cathode Current
1 to 100
mA
Symbol
Parameter
Min.
Typ.
Max.
Unit
Vref
Reference Input Voltage
V
TSM103, Tamb = 25°C
2.475
2.45
2.49
2.48
2.5
2.5
2.525
2.55
2.51
2.52
T
min. ≤ Tamb ≤ Tmax.
TSM103A, Tamb = 25°C
min. ≤ Tamb ≤ Tmax.
T
∆Vref
Reference Input Voltage Deviation Over Temperature
mV
Range
VKA = Vref; Ik = 10mA
7
30
T
min. ≤ Tamb ≤ Tmax.
Imin
Minimum Cathode Current for Regulation
VKA = Vref
mA
0.5
0.2
1
1)
|ZKA
|
0.5
Ω
Dynamic Impedance - note
VKA = Vref, ∆IK = 1 to 100mA, f < 1kHz
1. The dynamic impedance is defined as [Z | = ∆V /∆I
K
KA
KA
5/9
TSM103/A
OPERATIONAL AMPLIFIERS
Unit Frequency = F(I)
Vc c =+/ -15V, RL=2k, CL=100p F
1000
800
600
400
200
0
-0.01
-0.005
so urc e <=
0
0.005
0.01
0.015
I (A)
=> sink
GBP = F(I)
Vc c =+/ -15V, RL=2k, CL=100p F
800
700
600
500
400
300
200
100
0
-0.01
-0.005
so urc e <=
0
0.005
0.01
0.015
I (A)
=> sink
Pha se a nd Ga in Ma rg in = F(I)
Vc c =+/ -15V, RL=2k, CL=100p F
60
50
40
30
20
10
0
0
-2
-4
-6
-8
-10
-12
-14
-0.01
-0.005
so urc e <=
0
0.005
0.01
0.015
I (A)
=> sink
6/9
TSM103/A
Total Harmonic Distorsion THD = F(freq)
0.014
0.013
0.012
0.011
0.01
0.009
0.008
0.007
0.006
0.005
10
100
1000
10000
Fre q ue nc y (Hz)
Noise = F(frequency)
70
60
50
40
30
20
10
0
0.01
0.1
1
10
100
Fre q ue nc y (Hz)
Vio Distribution - Operator 1
Vc c +=5V, Vc c -=0V
70
60
50
40
30
20
10
0
-3
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
2.5
3
Vio (m V)
7/9
TSM103/A
Vio Distribution - Operator 2
Vc c +=5V, Vc c -=0V
70
60
50
40
30
20
10
0
-3
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
2.5
3
Vio (m V)
Vref = F(Ik)
3
2.5
2
1.5
1
0.5
0.0002
0.002
0.02
0.2
Ca tho d e Curre nt Ik (Am p s)
Vref Stability = f(I,C)
0.06
0.05
0.04
0.03
0.02
0.01
0
Stable
Unstable
1E-10
1E-9
1E-8
1E-7
Ca p a c ito r(F)
1E-6
1E-5
8/9
TSM103/A
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC MICROPACKAGE (SO)
Millimeters
Dim.
Inches
Typ.
Min.
Typ.
Max.
Min.
Max.
A
a1
a2
a3
b
1.75
0.25
1.65
0.85
0.48
0.25
0.5
0.069
0.010
0.065
0.033
0.019
0.010
0.020
0.1
0.004
0.65
0.35
0.19
0.25
0.026
0.014
0.007
0.010
b1
C
c1
D
45° (typ.)
4.8
5.8
5.0
6.2
0.189
0.228
0.197
0.244
E
e
1.27
3.81
0.050
0.150
e3
F
3.8
0.4
4.0
1.27
0.6
0.150
0.016
0.157
0.050
0.024
L
M
S
8° (max.)
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
© 2003 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
http://www.st.com
9/9
相关型号:
©2020 ICPDF网 联系我们和版权申明