WS57C49C-55TMB [STMICROELECTRONICS]
MILITARY HIGH SPEED 8K x 8 CMOS PROM/RPROM; 军事HIGH SPEED 8K ×8 CMOS PROM / RPROM型号: | WS57C49C-55TMB |
厂家: | ST |
描述: | MILITARY HIGH SPEED 8K x 8 CMOS PROM/RPROM |
文件: | 总2页 (文件大小:22K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
WS57C49C
MILITARY HIGH SPEED 8K x 8 CMOS PROM/RPROM
KEY FEATURES
• Ultra-Fast Access Time
• Pin Compatible with Bipolar PROMs
• Immune to Latch-UP
— Up to 200 mA
— t
= 35 ns
ACC
— t = 20 ns
CS
• Low Power Consumption
• Fast Programming
• ESD Protection Exceeds 2000 V
• Available in 300 and 600 Mil DIP, CLLCC,
and Flatpack
GENERAL DESCRIPTION
The WS57C49C is a High Performance 64K UV Erasable Electrically Re-Programmable Read Only Memory
(RPROM). It is manufactured in an advanced CMOS technology which enables it to operate at Bipolar PROM
speeds while consuming only 25% of the power required by its Bipolar counterparts. A further advantage of the
WS57C49C over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This enables the
entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which
cannot be erased, every WS57C49C in a windowed package is 100% tested with worst case test patterns both
before and after assembly.
The WS57C49C is configured in the standard Bipolar PROM pinout which provides an easy upgrade path for
systems which are currently using Bipolar PROMs, or its predecessor, the WS57C49B.
MODE SELECTION
PIN CONFIGURATION
PINS
CS1/V
V
V
V
V
V
OUTPUTS
TOP VIEW
PP
CC
CC
CC
CC
CC
MODE
Read
V
D
Chip Carrier
CERDIP/Flatpack
IL
OUT
Output
Disable
NC
V
High Z
IH
A
A
A
V
A
A
9
5
6
7
CC
8
A
A
A
A
A
A
A
A
O
O
O
1
V
A
A
A
24
23
22
21
20
19
18
17
16
15
14
13
7
6
5
4
3
2
1
0
0
1
2
CC
8
Program
V
D
PP
IN
2
4
3
2
26
25
28 27
1
3
A
A
A
A
A
5
6
7
8
9
A
9
Program
Verify
4
3
2
1
0
10
V
D
4
IL
OUT
24
23
22
21
20
19
10
CS1/V
PP
5
CS1/V
PP
A
11
6
A
11
A
12
7
A
12
NC
8
O
7
NC
10
O
7
9
O
6
O
O
0
11
O
6
10
11
12
12 13 14
16
18
15
17
O
5
O
4
GND
O
3
O
O
NC O
O
4 5
1
2
GND
3
PRODUCT SELECTION GUIDE
PARAMETER
WS57C49C-35
35 ns
WS57C49C-45
45 ns
WS57C49C-55
55 ns
WS57C49C-70
70 ns
Address Access Time (Max)
CS to Output Valid Time (Max)
20 ns
25 ns
25 ns
25 ns
4-9
Return to Main Menu
WS57C49C
ORDERING INFORMATION
OPERATING
WSI
SPEED
PACKAGE
TYPE
PACKAGE
DRAWING
PART NUMBER
(ns)
TEMPERATURE MANUFACTURING
RANGE
PROCEDURE
WS57C49C-35CMB*
WS57C49C-35TMB*
WS57C49C-35DMB
WS57C49C-45CMB*
WS57C49C-45DMB*
WS57C49C-45TMB*
WS57C49C-55CMB*
WS57C49C-55DMB*
WS57C49C-55FMB*
WS57C49C-55TMB*
WS57C49C-70CMB*
WS57C49C-70TMB*
35
45
45
45
45
45
55
55
55
55
70
70
28 Pad CLLCC
C1
T1
D1
C1
D1
T1
C1
D1
F1
T1
C1
T1
Military
Military
Military
Military
Military
Military
Military
Military
Military
Military
Military
Military
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
MIL-STD-883C
24 Pin CERDIP, 0.3"
24 Pin CERDIP, 0.6"
28 Pad CLLCC
24 Pin CERDIP, 0.6"
24 Pin CERDIP, 0.3"
28 Pad CLLCC
24 Pin CERDIP, 0.6"
24 Pin Ceramic Flatpack
24 Pin CERDIP, 0.3"
28 Pad CLLCC
28 Pin CERDIP, 0.3"
NOTE: The actual part marking will not include the initials "WS."
*SMD product. See page 4-1 for DESC SMD numbers.
PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS
REFER TO
PAGE 5-1
The WS57C49C is programmed using Algorithm D shown on page 5-9.
For complete data sheet and electrical specifications see page 2-39.
4-10
Return to Main Menu
相关型号:
©2020 ICPDF网 联系我们和版权申明