HV7331K6-G [SUPERTEX]
Four Channel, High Speed ±70V 2.0A Ultrasound RTZ Pulser;型号: | HV7331K6-G |
厂家: | Supertex, Inc |
描述: | Four Channel, High Speed ±70V 2.0A Ultrasound RTZ Pulser |
文件: | 总9页 (文件大小:804K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
HV7331
Supertex inc.
Four Channel, High Speed ±70V 2.0A
Ultrasound RTZ Pulser
Features
General Description
► HVCMOS technology for high performance
► High density integrated ultrasound transmitter
► 0 to ±70V output voltage
The Supertex HV7331 is a four-channel, monolithic, high voltage,
high speed pulse generator with built in fast return to zero damping
FETs. This high voltage and high-speed integrated circuit is
designed for portable medical ultrasound imaging devices, and can
also be used for NDT applications.
► ±2.0A source and sink minimum pulse current
► Up to 20MHz operation frequency
► ±2.5ns matched delay times
► 2.5 to 5.0V CMOS logic interface
► Built-in output drain diode and bleed resistors
► CW/RTZ Doppler quick switching
► Two damping mode options
The HV7331 consists of a controller logic interface circuit, level
translators, MOSFETgatedrives, andhighcurrentpowerP-channel
and N-channel MOSFETs as the output stage for each channel.
The peak output currents of each channel are guaranteed to be
over 2.0A with up to a ±70V pulse swing. The integrated regulators
for the gate drivers not only saves two floating voltage supplies, but
also makes the PCB layout easier. The split common source for
the P or N damping MOSFETs provide pulse or CW Doppler mode
quick switch-over for cost and power savings.
Applications
► Portable medical ultrasound imaging
► Piezoelectric transducer drivers
► NDT ultrasound transmission
► Pulse waveform generator
Typical Application Circuit
+2.5 to 3.3V
+5.0V
+5.0 to +70V
VDD
CPF
VPP
LRP
VSS
VLL
VPP
RGND
VPP
VPF
HVOUT
EN
LR
VPF
VNF
1 of 4-Channels Shown
TX1
Logic
CW/RTZ
PIN1
VNN
VGN
& Level
RGND
Translator
VNN
RGN
RGP
NIN1
CGP
VGP
VGN
+VCW
-VCW
AGND
RGP
CGN
RGN
VDD
VGP
SUB
LRN
VNF
DGND
VSS
VSUB
CNF
VNN
RGND
CW/RTZ
-5.0V
-5.0 to -70V
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
HV7331
Pin Configuration
Ordering Information / Availability
64
Part Number
Package Option
Packing
1
HV7331K6-G
64-Lead QFN (9.0x9.0)
260/tray
-G indicates package is RoHS compliant (‘Green’)
Absolute Maximum Ratings
Parameter
Value
64-Lead QFN
AGND, DGND and VSUB
0V
(top view)
VLL, Positive logic supply
-0.5 to +5.5V
-0.5 to +5.5V
+0.5 to -5.5V
+160V
VDD, Positive logic and level translator supply
VSS, Negative level translator supply
(VPP-VNN) Differential high voltage supply
VPP, High voltage positive supply
Package Marking
L = Lot Number
HV7331K6
LLLLLLLLL
YYWW
YY = Year Sealed
WW = Week Sealed
A = Assembler ID
-0.5 to +80V
+0.5 to -80V
-0.5 to +5.5V
+160V
C = Country of Origin
AAA CCC
= “Green” Packaging
VNN, High voltage negative supply
All logic input PINX, NINX, EN and CW voltages
(VPP -TXn) VPP to TXn voltage difference
(TXn -VNN) TXn to VNN voltage difference
(RGP - GND) RGP to GND voltage difference
(RGN - GND) RGN to GND voltage difference
Storage temperature
Package may or may not include the following marks: Si or
64-Lead QFN
+160V
Typical Thermal Resistance
-0.5 to +5.5V
+0.5 to -5.5V
-65 to 150°C
Package
θja
64-Lead QFN
21OC/W
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
Power-Up Sequence
Power-Down Sequence
Step
Description
Step
Description
1
2
3
4
VLL with logic signal low
VDD, VSS
1
2
3
4
All logic signals go to low
VPP, VNN
VDD, VSS
VLL
VPP, VNN
Logic control signals active
Note:
Powering up/down in any arbitrary sequence will not cause any damage to the device. The powering up/down sequence is only recommended in
order to minimize possible inrush current.
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
2
HV7331
Operating Supply Voltages and Current (Four Active Channels)
(Operating conditions, unless otherwise specified, VLL = +3.3V, VDD = +5V, VSS = -5V, VPP = +70V, VNN = -70V, VSUB = 0V, TA = 25°C)
Sym
VLL
Parameter
Min
2.25
4.85
-5.15
Typ
3.3
Max
5.25
5.15
-4.85
Units Conditions
Logic voltage reference
Positive voltage supply
Negative voltage supply
V
V
V
---
---
---
VDD
VSS
5.0
-5.0
When CW/RTZ = 0 (in B-Mode)
must be 0 ≤ VRGP ≤ +0.5V and
0 ≥ VRGN ≥ -0.5V
VRGP
VRGN
Positive voltage supply
Negative voltage supply
1.0
-
-
5.5
V
V
-5.5
-1.0
VPP
VNN
Positive HV supply
VDD
-
+70
VSS
3.0
180
6.0
20
6.0
55
55
75
75
50
50
-
V
V
---
---
Negative HV supply
VLL, Current EN = 0
VDD, Current EN = 0
VDD, Current EN = 1
VSS Current EN = 0
VSS Current EN = 1
VDD Current EN = CW = 1
VSS Current EN = CW = 1
-70
-
-
ILL
1.0
100
2.5
10
μA ---
μA ---
mA
IDDQ
IDDEN
ISSQ
-
-
f = 0MHz, CW/RTZ = Low
RGN = RGP = 0V
-
μA
mA
mA
mA
mA
mA
μA
ISSEN
IDDCW
ISSCW
-
2.0
45
-
f = 5.0MHz, CW/RTZ = High
RGN/RGP = ±5.0V,
No Load
-
45
IRGPCW RGP Current EN = CW = 1
IRGNCW RGP Current EN = CW = 1
-
60
-
35
IPPQ
INNQ
VPP Current EN = 0
-
32
---
VNN Current EN = 0
-
32
μA
IPPEN
INNEN
IPPEN
INNEN
IPPEN
INNEN
VPP Current EN = 1
-
290
290
0.25
0.25
32
mA
mA
mA
mA
μA
f = 5.0MHz, continuous,
no loads
VNN Current EN = 1
-
-
VPP Current EN = 1, LR = 1
VSS Current EN = 1, LR = 1
VPP Current EN = 1, LR = 0
VNN Current EN = 1, LR = 0
-
0.5
0.5
50
50
-
f = 0MHz
-
-
32
μA
Logic Inputs
Sym
VIH
VIL
IIH
Parameter
Min
Typ
Max
VLL
0.4
1.0
-
Units Conditions
Input logic high voltage
Input logic low voltage
Input logic high current
Input logic low current
Input logic capacitance
(VLL - 0.4)
-
-
-
-
-
V
V
---
---
0
-
-1.0
-
μA ---
μA ---
IIL
CIN
5.0
pF
---
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
3
HV7331
Electrical Characteristics
.0
(Operating conditions, unless otherwise specified, VLL = +3.3V, VDD = +5.0V, VSS = -5.0V, VPP = +70V, VNN = -70V, VSUB = 0V, TA = 25°C)
Pulser P-Channel MOSFET
Sym
Parameter
Min
Typ
3.3
4.0
50
Max
Units Conditions
IOUT
Output saturation current
Channel resistance
Output capacitance
2.0
-
5.5
-
A
Ω
---
RON
-
-
ISD = 100mA
COSS
pF
VDS = 25V, f = 1.0MHz
Pulser N-Channel MOSFET
Sym
IOUT
Parameter
Min
Typ
3.3
2.3
50
Max
Units Conditions
Output saturation current
Channel resistance
Output capacitance
2.0
-
3.0
-
A
Ω
---
RON
-
-
ISD = 100mA
COSS
pF
VDS = 25V, f = 1.0MHz
MOSFET Drain Bleed Resistor
Sym
RP/N1~4 Output bleed resistance
PRO Bleed resistors power limit
Parameter
Min
120
-
Typ
Max
190
40
Units Conditions
kΩ ---
-
-
mW ---
Damping P-Channel MOSFET
Sym
IOUT
Parameter
Min
Typ
3.3
3.7
50
Max
Units Conditions
Output saturation current
Channel resistance
Output capacitance
2.0
-
4.8
-
A
Ω
VRGP = VRGN = 0V
RON
-
-
ISD = 100mA
COSS
pF
VDS = 25V, f = 1.0MHz
Damping N-Channel MOSFET
Sym
IOUT
Parameter
Min
Typ
3.3
2.7
50
Max
Units Conditions
Output saturation current
Channel resistance
Output capacitance
2.0
-
3.5
-
A
Ω
VRGP = VRGN = 0V
RON
-
-
ISD = 100mA
COSS
pF
VDS = 25V, f = 1.0MHz
CW Mode P- & N-Channel MOSFET
Sym
Parameter
Min
Typ
14
Max
Units Conditions
RONCW-P CW Mode ON-resistance
RONCW-N CW Mode ON-resistance
ΔRONCW P- & N-Ch RONCW matching
-
-
-
-
-
-
Ω
ISD = 100mA,
VRGP = +5.0V, VRGN = -5.0V
14
Ω
±2.0
Ω
AC Electrical Characteristics
(Operating conditions, unless otherwise specified, VLL = +3.3V, VADD = VDD = +5.0V, VSS = -5.0V ,VPP = +70V, VNN = -70V, TA = 25°C)
Sym
tr1
Parameter
Min
Typ
15
15
15
15
17
17
Max
18
Units Conditions
Pulser output rise time
Pulser output fall time
Damping output rise time
Damping output fall time
CWD output rise time
CWD output fall time
-
-
-
-
-
-
ns
ns
tf1
18
330pF//2.5kΩ load
tr2
18
ns
ns
ns
ns
tf2
18
tr3
22
330pF//2.5kΩ load,
RGP/RGN = ±5.0V
tf3
22
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
4
HV7331
AC Electrical Characteristics (cont.)
(Operating conditions, unless otherwise specified, VLL = +3.3V, VADD = VDD = +5.0V, VSS = -5.0V ,VPP = +70V, VNN = -70V, TA = 25°C)
Sym
fOUT
Parameter
Min
-
Typ
Max
20
-
Units Conditions
Output frequency range
Second harmonic distortion
-
MHz
100Ω load
dB
HD2
-
-40
tEN_ON Delay on mode change
tEN_OFF Chip disable time
-
200
300
4.0
300
4.0
13
10
13
10
12
12
12
12
-
μs
CPF,
-
2.0
μs
CNF capacitor 0.47μF per pin,
50% to 90%
tLR_ON
Linear regulators enable time
-
200
μs
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
tLR_OFF Linear regulators disable time
-
2.0
tdrp1
tdfp1
tdrn1
tdfn1
tdrp2
tdfp2
tdrn2
tdfn2
Pulser delay time on P-rise
Pulser delay time on P-fall
Pulser delay time on N-rise
Pulser delay time on N-fall
CWD delay time on P-rise
CWD delay time on P-fall
CWD delay time on N-rise
CWD delay time on N-fall
8.0
5.0
8.0
5.0
6.0
6.0
6.0
6.0
-
-
CW/RTZ = 0
R1 = R2 = 1.0Ω to GND
-
-
-
-
CW/RTZ = 1
R1 = R2 = 1.0Ω to GND
-
-
-
ΔtDELAY Delay time matching
±2.5
P to N, channel to channel
VRGP/VRGN = ±5.0V, input tr 50% to
HVOUT tr or tf 50%, with 50Ω load
tJCW Delay jitter on rise or fall
-
13
-
ps
Logic Control Table (each channel)
Inputs
Output MOSFETs
VPP
to
TX
VNN
to
TX
TX
to
RGP
TX
to
RGN
Operation
EN
1
CW/RTZ
PIN
NIN
Mode
0
0
0
0
1
1
1
1
X
0
1
0
1
0
1
0
1
X
0
0
1
1
0
0
1
1
X
OFF
ON
OFF
OFF
ON
ON
OFF
OFF
OFF
OFF
ON
ON
OFF
OFF
OFF
OFF
OFF
ON
B-Mode
with RTZ
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
CW-Mode
Disable
1
0
OFF
OFF
OFF
OFF
OFF
Note:
When CW/RTZ = 0 (in B-Mode) must be 0 ≤ VRGP ≤ +0.5V and 0 ≥ VRGN ≥ -0.5V
When CW/RTZ = 1 (in CW-Mode) must be 0 ≤ VRGP ≤ +5.5V and 0 ≥ VRGN ≥ -5.5V
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
5
HV7331
Switch Timing and Delay Test
CW/RTZ = 0
CW/RTZ = 0
NINn
PINn
NINn
PINn
tr1
tf2
90%
10%
tf3
tr3
tr2
tf1
TXn
90%
10%
TXn
10%
90%
CW/RTZ = 0
PINn
CW/RTZ = 0
NINn
CW/RTZ = 1
PINn
CW/RTZ = 1
50%
50%
50%
50%
NINn
tdfp2
tdfn2
tdfp1
tdfn1
tdrp2
tdrn2
tdrp1
tdrn1
IOUT
50%
IOUT
50%
TXn 0A
* Note: CW/RTZ = 0, RGP = RGN = 0V
TXn 0A
TXn 0A
TXn 0A
* Note: CW/RTZ = 1, RGP = +5.0V, RGN = -5.0V
n = 1, 2, 3, 4
50%
IOUT
IOUT
+2.5 to 3.3V
+5.0V
+5.0 to +70V
VDD
CPF
VPP
VLL
VPP
LRP
VSS
RGND
VPP
VPF
EN
LR
VPF
VNF
1 of 4-Channels Shown
TX1
R1
Logic
CW/RTZ
PIN1
VNN
& Level
RGND
VGN
Translator
VNN
RGN
RGP
NIN1
CGP
RGP
0 to +5.0V
VGP
VGN
AGND
CGN
RGN
VDD
VGP
SUB
LRN
VNF
DGND
VSS
VSUB
VNN
RGND
CNF
0 to -5.0V
-5.0V
-5.0 to -70V
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
6
HV7331
Pin Description
Pin
Name
Description
1
EN
Chip power enable Hi = ON, Low = OFF
B-Scan or CWD mode control pin, see Control Logic Table
Input logic control signal for channel 1
Input logic control signal for channel 1
Input logic control signal for channel 2
Input logic control signal for channel 2
Digital logic circuit ground (0V)
2
CW/RTZ
NIN1
PIN1
NIN2
PIN2
AGND
NIN3
PIN3
NIN4
PIN4
VDD
3
4
5
6
7
8
Input logic control signal for channel 3
Input logic control signal for channel 3
Input logic control signal for channel 4
Input logic control signal for channel 4
Positive voltage power supply (+5.0V)
9
10
11
12
Built-in linear regulators power turned on (enabled) when LR = 1 and EN = 1
Built-in linear regulators power turned off (disabled) when EN = 0 or LR = 0
13
LR
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
VDD
VDD
VLL
Positive voltage power supply (+5.0V)
Logic “1” voltage reference input (+2.5 to +5V)
Digital logic circuit ground (0V)
AGND
VDD
DGND
VSS
CPF
VPP
VPP
CGP
RGP
RGP
CGN
RGN
RGN
CNF
VNN
VNN
TX4
Positive voltage power supply (+5.0V)
Driver and level translator circuit ground return (0V)
Negative voltage power supply (-5.0V)
VPP to VPF decoupling capacitor (low voltage, 0.22 to 0.47μF 10V) See Note 1
Positive high voltage power supply (+5.0 to +70V)
CGP to RGP decoupling capacitor (low voltage, 0.47μF 10V)
Common return ground or positive CW power supply. When CW/RTZ = 0 (in B-Mode) must
be 0 ≤ VRGP ≤ +0.5V. When CW/RTZ = 1 (in CW-Mode) must be 0 ≤ VRGP ≤ +5.5V.
CGN to RGN decoupling capacitor (low voltage, 0.47μF 10V)
Common return ground or positive CW power supply. When CW/RTZ = 0 (in B-Mode) must
be 0 ≥ VRGN ≥ -0.5V. When CW/RTZ = 1 (in CW-Mode) must be 0 ≥ VRGN ≥ -5.5V.
VNF to VNN decoupling capacitor (low voltage, 0.22 to 0.47μF 10V) See Note 1
Negative high voltage power supply (-5.0 to -70V)
Transmit pulser output for channel 4
TX4
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
7
HV7331
Pin Description (cont.)
Pin
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Name
RGND
RGND
TX3
Description
Bleeding resistor common return ground
Transmit pulser output for channel 3
TX3
RGND
RGND
RGND
RGND
TX2
Bleeding resistor common return ground
Transmit pulser output for channel 2
Bleeding resistor common return ground
Transmit pulser output for channel 1
TX2
RGND
RGND
TX1
TX1
VNN
Negative high voltage power supply (-5.0 to -70V)
VNN
CNF
VNF to VNN decoupling capacitor (low voltage, 0.22 to 0.47μF 10V) See Note 1
Common return ground or negative CW power supply. (0V or -1.0 to -5.5V)
CGN to RGN decoupling capacitor (low voltage, 2.2μF 10V)
Common return ground or positive CW power supply.(0V or +1.0 to +5.5V)
CGP to RGP decoupling capacitor (low voltage, 2.2μF 10V)
Positive high voltage power supply (+5 to +70V)
RGN
RGN
CGN
RGP
RGP
CGP
VPP
VPP
CPF
CGP to RGP decoupling capacitor (low voltage, 0.22 to 0.47μF 10V) See Note 1
Negative voltage power supply (-5.0V)
VSS
DGND
VDD
Driver and level translator circuit ground return (0V)
Positive voltage power supply (+5.0V)
AGND
Digital logic circuit ground (0V)
(Thermal Pad) VSUB
Substrate connect to ground (0V)
Note 1:
To minimize the rush-in current, nominal capacitor values for the CPF to VPP pins and the CNF to VNN pins should not exceed 0.47μF.
Doc.# DSFP-HV7331
B011513
Supertex inc.
www.supertex.com
8
HV7331
64-Lead QFN Package Outline (K6)
9.00x9.00mm body, 1.00mm height (max), 0.50mm pitch
D2
D
64
64
1
1
Note 1
(Index Area
D/2 x E/2)
Note 1
(Index Area
D/2 x E/2)
e
b
E
E2
Top View
Bottom View View B
Note 3
θ
L
A3
A
Seating
Plane
L1
Note 2
Side View
View B
A1
Notes:
1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or
a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.
Symbol
A
A1
A3
b
D
D2
E
E2
e
L
L1
0.00
-
θ
0O
-
MIN
NOM
MAX
0.80
0.90
1.00
0.00
0.02
0.05
0.18
0.25
0.30
8.85*
9.00
6.00
7.70*
8.85*
9.00
6.00
7.70*
0.30
0.40
0.50
Dimension
(mm)
0.20
REF
0.50
BSC
9.15* 7.80† 9.15* 7.80†
0.15
14O
JEDEC Registration MO-220, Variation VMMD-4, Issue K, June 2006.
* This dimension is not specified in the JEDEC drawing.
† This dimension differs from the JEDEC drawing.
Drawings are not to scale.
Supertex Doc.#: DSPD-64QFNK69X9P050, Version B020112
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to http://www.supertex.com/packaging.html.)
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives
an adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability
to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and
specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)
©2013 Supertex inc.All rights reserved. Unauthorized use or reproduction is prohibited.
Supertex inc.
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
Doc.# DSFP-HV7331
B011513
9
相关型号:
©2020 ICPDF网 联系我们和版权申明