电子元器件数据表 IC PDF查询
English 中文版
  品牌   我要上传
型号:  
描述:
SYR828PKC  (RK3288 同步降压带I2C功能,电流达6A)
.型号:   SYR828PKC
PDF文件: 下载PDF文件   鼠标右键选目标另存为
网页直接浏览   不需安装PDF阅读软件
描述:
RK3288 同步降压带I2C功能,电流达6A
文件大小 :   1784 K    
页数 : 10 页
Logo:   
品牌   SY [ CHANGZHOU SHUNYE ELECTRONICS CO.,LTD. ]
购买 :   
  浏览型号SYR828PKC的Datasheet PDF文件第1页 浏览型号SYR828PKC的Datasheet PDF文件第2页 浏览型号SYR828PKC的Datasheet PDF文件第3页 浏览型号SYR828PKC的Datasheet PDF文件第4页 浏览型号SYR828PKC的Datasheet PDF文件第6页 浏览型号SYR828PKC的Datasheet PDF文件第7页 浏览型号SYR828PKC的Datasheet PDF文件第8页 浏览型号SYR828PKC的Datasheet PDF文件第9页  
PDF原版 中文翻译版  
100%
SYR828
Enabling Function
The EN pin controls SYR828 start up. EN pin low to high transition starts the power up sequence. If EN pin is low,
the DC/DC converter will be turned off.
SYR828 allows software to enable of the regulator when EN is HIGH, via the BUCK_EN bits. BUCK_EN0 and
BUCK_EN1 are both initialized HIGH in the registers.
Hardware and Software Enable control table.
引脚
EN
VSEL
0
x
1
0
1
0
1
1
1
1
BUCK_EN0
x
0
1
x
x
BUCK_EN1
x
x
x
0
1
产量
关闭
关闭
ON
关闭
ON
Input Over Voltage Protection Function
当V
IN
exceeds over voltage protection threshold, SYR828 will stop switching to protect the circuitry. An
internal 20us blanking time helps to prevent the circuit from shutting down due to noise spikes.
I
2
C接口
SYR828 features an I
2
C interface that allow the HOST processor to control the output voltage achieve the DVS
功能。在我
2
C interface supports clock speeds of up to 3.4MHz and uses standard I
2
C commands. SYR828
always operates as a slave device, and is addressed using a 7-bit slave address followed by an 8
th
bit, which indicates
whether the transaction is a read-operation or a write-operation. I
2
C address of the SYR828 is set at the factory to
0x41h.
启动和停止条件:
SYR828 is controlled via an I
2
C compatible interface. The START condition is a HIGH to LOW transition of the
SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition on the SDA line while SCL is
HIGH. A STOP condition must be sent before each START condition. The I
2
C master always generates the START
和停止条件。
Data Validity:
The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP
condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.
SYR828 Rev. 0.1
Silergy Corp. Confidential- Prepared for Customer Use Only
5
首页 - - 友情链接
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7