首页 |元器件品牌

5962-8681301RA [TI]

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs; 高速CMOS逻辑八路反相透明锁存器，三态输出
5962-8681301RA
型号： 5962-8681301RA
厂家： TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述：

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs
高速CMOS逻辑八路反相透明锁存器，三态输出

总线驱动器 总线收发器 锁存器 逻辑集成电路
文件： 总14页 (文件大小：282K)
中文：  中文翻译
下载：  下载PDF数据表文档文件
 查看货源
CD54/74HC533, CD54/74HCT533,  
CD54/74HC563, CD74HCT563  
Data sheet acquired from Harris Semiconductor  
SCHS187C  
High-Speed CMOS Logic Octal Inverting  
Transparent Latch, Three-State Outputs  
January 1998 - Revised July 2003  
Features  
Description  
• Common Latch-Enable Control  
• Common Three-State Output Enable Control  
• Buffered Inputs  
The ’HC533, ’HCT533, ’HC563, and CD74HCT563 are  
high-speed Octal Transparent Latches manufactured with  
silicon gate CMOS technology. They possess the low power  
consumption of standard CMOS integrated circuits, as well as  
the ability to drive 15 LSTTL devices.  
[ /Title  
(CD74H  
C533,  
• Three-State Outputs  
CD74H  
CT533,  
CD74H  
C563,  
CD74H  
CT563)  
/Subject  
(High  
The outputs are transparent to the inputs when the latch  
enable (LE) is high. When the latch enable (LE) goes low the  
data is latched. The output enable (OE) controls the  
three-state outputs. When the output enable (OE) is high the  
outputs are in the high impedance state. The latch operation  
is independent of the state of the output enable.  
• Bus Line Driving Capacity  
• Typical Propagation Delay = 13ns at V  
CC  
= 5V,  
o
C = 15pF, T = 25 C (Data to Output)  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
The ’HC533 and ’HCT533 are identical in function to the  
’HC563 and CD74HCT563 but have different pinouts. The  
’HC533 and ’HCT533 are similar to the ’HC373 and ’HCT373;  
the latter are non-inverting types.  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
Speed  
Ordering Information  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
TEMP. RANGE  
o
• HC Types  
- 2V to 6V Operation  
PART NUMBER  
CD54HC533F3A  
CD54HC563F3A  
CD54HCT533F3A  
CD74HC533E  
( C)  
PACKAGE  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld PDIP  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
CD74HC563E  
20 Ld PDIP  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
OL OH  
CD74HC563M  
20 Ld SOIC  
20 Ld PDIP  
l
CD74HCT533E  
CD74HCT563E  
CD74HCT563M  
20 Ld PDIP  
20 Ld SOIC  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
Pinouts  
CD54HC533, CD54HCT533  
(CERDIP)  
CD54HC563  
(CERDIP)  
CD74HC533, CD74HCT533  
(PDIP)  
CD74HC563, CD74HCT563  
(PDIP, SOIC)  
TOP VIEW  
TOP VIEW  
1
2
3
4
5
6
7
8
9
V
1
2
3
4
5
6
7
8
9
V
OE  
Q0  
D0  
D1  
Q1  
Q2  
D2  
D3  
Q3  
20  
19  
OE  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
20  
19  
CC  
CC  
Q7  
Q0  
18 D7  
17 D6  
16 Q6  
18 Q1  
17 Q2  
16 Q3  
15  
Q5  
15  
Q4  
14 D5  
13 D4  
14 Q5  
13 Q6  
12  
12  
Q4  
Q7  
GND 10  
11 LE  
GND 10  
11 LE  
Functional Block Diagram  
HC/HCT533  
D
D
D
D
D
D
D
D
7
0
1
2
3
4
5
6
D
G
O
D
G
O
D
G
O
D
G
O
D
G
O
D
G
O
D
G
O
D
G
O
LE  
OE  
O
O
O
O
O
O
O
O
7
0
1
2
3
4
5
6
TRUTH TABLE  
OUTPUT ENABLE  
LATCH ENABLE  
DATA  
Q OUTPUT  
L
L
L
L
H
H
H
L
H
L
l
L
H
H
L
L
h
X
X
Z
H = High Voltage Level, L = Low Voltage Level, X = Don’t Care, Z = High Impedance State, l = Low voltage level one set-up time prior to  
the high to low latch enable transition, h = High voltage level one set-up time prior to the high to low latch enable transition.  
2
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
Absolute Maximum Ratings  
Thermal Information  
o
DC Supply Voltage, V  
. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V  
Thermal Resistance (Typical, Note 1)  
θ
( C/W)  
CC  
DC Input Diode Current, I  
For V < -0.5V or V > V  
JA  
IK  
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . .  
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . .  
69  
58  
+ 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA  
OK  
For V < -0.5V or V > V  
I
I
CC  
o
DC Output Diode Current, I  
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150 C  
Maximum Storage Temperature Range . . . . . . . . . .-65 C to 150 C  
Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 300 C  
o
o
+ 0.5V . . . . . . . . . . . . . . . . . . . .±20mA  
O
O
CC  
o
DC Drain Current, per Output, I  
O
For -0.5V < V < V  
+ 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±35mA  
O
CC  
(SOIC - Lead Tips Only)  
DC Output Source or Sink Current per Output Pin, I  
O
For V > -0.5V or V < V  
+ 0.5V . . . . . . . . . . . . . . . . . . . .±25mA  
O
O
CC  
DC V  
or Ground Current, I  
. . . . . . . . . . . . . . . . . . . . . . . . .±50mA  
CC  
CC  
Operating Conditions  
o
o
Temperature Range, T . . . . . . . . . . . . . . . . . . . . . . -55 C to 125 C  
A
Supply Voltage Range, V  
CC  
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V  
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V  
DC Input or Output Voltage, V , V . . . . . . . . . . . . . . . . . 0V to V  
I
O
CC  
Input Rise and Fall Time  
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)  
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)  
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)  
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation  
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.  
NOTE:  
1. The package thermal impedance is calculated in accordance with JESD 51-7.  
DC Electrical Specifications  
TEST  
CONDITIONS  
o
o
o
o
o
25 C  
-40 C TO 85 C  
-55 C TO 125 C  
PARAMETER  
HC TYPES  
SYMBOL V (V)  
I
(mA)  
V
(V) MIN TYP MAX  
MIN  
MAX  
MIN  
MAX  
UNITS  
I
O
CC  
High Level Input  
Voltage  
V
-
-
-
2
1.5  
3.15  
4.2  
-
-
-
-
-
-
-
-
-
-
-
-
-
1.5  
3.15  
4.2  
-
-
1.5  
3.15  
4.2  
-
-
V
V
V
V
V
V
V
V
V
V
V
IH  
4.5  
-
-
-
6
2
-
-
-
Low Level Input  
Voltage  
V
-
0.5  
0.5  
0.5  
IL  
4.5  
6
-
1.35  
-
1.35  
-
1.35  
-
1.8  
-
1.8  
-
1.8  
High Level Output  
Voltage  
CMOS Loads  
V
V
V
or  
-0.02  
2
1.9  
4.4  
5.9  
3.98  
5.48  
-
-
-
-
-
1.9  
4.4  
5.9  
3.84  
5.34  
-
-
-
-
-
1.9  
4.4  
5.9  
3.7  
5.2  
-
-
-
-
-
OH  
IH  
V
IL  
-0.02  
-0.02  
-6  
4.5  
6
High Level Output  
Voltage  
TTL Loads  
4.5  
6
-7.8  
Low Level Output  
Voltage  
CMOS Loads  
V
or  
0.02  
0.02  
0.02  
6
2
4.5  
6
-
-
-
-
-
-
-
-
-
-
0.1  
0.1  
-
-
-
-
-
0.1  
0.1  
-
-
-
-
-
0.1  
0.1  
0.1  
0.4  
0.4  
V
V
V
V
V
OL  
IH  
V
IL  
0.1  
0.1  
Low Level Output  
Voltage  
TTL Loads  
4.5  
6
0.26  
0.26  
0.33  
0.33  
7.8  
Input Leakage  
Current  
I
V
or  
-
6
6
-
-
-
-
±0.1  
-
-
±1  
-
-
±1  
µA  
µA  
I
CC  
GND  
Quiescent Device  
Current  
I
V
or  
0
8
80  
160  
CC  
CC  
GND  
3
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
DC Electrical Specifications  
(Continued)  
TEST  
CONDITIONS  
o
o
o
o
o
25 C  
-40 C TO 85 C  
-55 C TO 125 C  
PARAMETER  
SYMBOL V (V)  
I
(mA)  
V
(V) MIN TYP MAX  
MIN  
MAX  
MIN  
MAX  
UNITS  
I
O
CC  
Three-State Leakage  
Current  
-
V
V
or  
V
=
or  
6
-
-
±0.5  
-
±5  
-
±10  
µA  
IL  
O
V
IH  
CC  
GND  
HCT TYPES  
High Level Input  
Voltage  
V
-
-
-
-
4.5 to  
5.5  
2
-
-
-
-
-
0.8  
-
2
-
-
0.8  
-
2
-
-
0.8  
-
V
V
V
IH  
Low Level Input  
Voltage  
V
4.5 to  
5.5  
IL  
High Level Output  
Voltage  
CMOS Loads  
V
V
V
or  
-0.02  
4.5  
4.5  
4.5  
4.5  
4.4  
4.4  
4.4  
OH  
IH  
V
IL  
High Level Output  
Voltage  
TTL Loads  
-6  
0.02  
6
3.98  
-
-
-
-
3.84  
-
3.7  
-
V
V
V
Low Level Output  
Voltage  
CMOS Loads  
V
or  
-
-
0.1  
0.26  
-
-
0.1  
0.33  
-
-
0.1  
0.4  
OL  
IH  
V
IL  
Low Level Output  
Voltage  
TTL Loads  
Input Leakage  
Current  
I
V
to  
-
5.5  
5.5  
5.5  
-
-
-
-
-
-
±0.1  
8
-
-
-
±1  
80  
±5  
-
-
-
±1  
µA  
µA  
µA  
I
CC  
GND  
Quiescent Device  
Current  
I
V
or  
0
160  
±10  
CC  
CC  
GND  
Three-State Leakage  
Current  
-
V
or  
V
V
=
or  
±0.5  
IL  
V
O
IH  
CC  
GND  
Additional Quiescent  
Device Current Per  
Input Pin: 1 Unit Load  
∆I  
CC  
(Note 2)  
V
-
4.5 to  
5.5  
-
100  
360  
-
450  
-
490  
µA  
CC  
-2.1  
NOTE:  
2. For dual-supply systems theoretical worst case (V = 2.4V, V  
I
= 5.5V) specification is 1.8mA.  
CC  
HCT Input Loading Table  
INPUT  
UNIT LOADS  
0.15  
D0 - D7  
LE  
OE  
0.30  
0.55  
NOTE: Unit Load is ∆I  
tions table, e.g., 360µA max at 25 C.  
limit specified in DC Electrical Specifica-  
CC  
o
4
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
Prerequisite For Switching Specifications  
o
o
o
o
o
25 C  
-40 C TO 85 C -55 C TO 125 C  
TEST  
V
CC  
PARAMETER  
HC TYPES  
SYMBOL CONDITIONS (V)  
MIN TYP MAX  
MIN  
MAX  
MIN  
MAX  
UNITS  
LE Pulse Width  
t
-
-
-
-
2
80  
16  
14  
50  
10  
9
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
100  
20  
17  
65  
13  
11  
45  
9
-
-
-
-
-
-
-
-
-
-
-
-
120  
24  
20  
75  
15  
13  
55  
11  
7
-
-
-
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
W
4.5  
6
Set-up Time Data to LE  
t
2
SU  
4.5  
6
Hold Time, Data to LE  
(533)  
t
t
2
35  
7
H
H
4.5  
6
6
8
Hold Time, Data to LE  
(563)  
2
4
4
4
4.5  
6
4
4
4
4
4
4
HCT TYPES  
LE Pulse Width  
t
t
t
t
-
-
-
-
4.5  
4.5  
4.5  
4.5  
16  
10  
8
-
-
-
-
-
-
-
-
20  
13  
10  
5
-
-
-
-
24  
15  
12  
5
-
-
-
-
ns  
ns  
ns  
ns  
w
w
H
H
Set-up Time Data to LE  
Hold Time, Data to LE (533)  
Hold Time, Data to LE (563)  
5
Switching Specifications Input t , t = 6ns  
r
f
o
-55 C TO  
125 C  
o
o
o
o
25 C  
-40 C TO 85 C  
MAX  
TEST  
PARAMETER  
HC TYPES  
SYMBOL  
CONDITIONS  
V
(V)  
TYP  
MAX  
MAX  
UNITS  
CC  
Propagation Delay,  
Data to Qn  
(HC533)  
t
, t  
C = 50pF  
2
4.5  
6
-
-
165  
33  
28  
-
205  
41  
35  
-
250  
50  
43  
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
PLH PHL  
L
-
C = 15pF  
5
13  
-
L
Propagation Delay,  
Data to Qn  
(HC563)  
t
t
t
t
C = 50pF  
2
150  
30  
26  
-
190  
38  
33  
-
225  
45  
38  
-
PLH, PHL  
L
4.5  
6
-
-
C = 15pF  
5
12  
-
L
Propagation Delay,  
LE to Qn  
(HC533)  
t
C = 50pF  
2
175  
35  
30  
-
220  
44  
37  
-
265  
53  
45  
-
PLH, PHL  
L
4.5  
6
-
-
C = 15pF  
5
14  
-
L
Propagation Delay,  
LE to Qn  
(HC563)  
t
C = 50pF  
2
165  
33  
28  
-
205  
41  
35  
-
250  
50  
43  
-
PLH, PHL  
L
4.5  
6
-
-
C = 15pF  
5
13  
L
5
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
Switching Specifications Input t , t = 6ns (Continued)  
r
f
o
-55 C TO  
125 C  
o
o
o
o
25 C  
-40 C TO 85 C  
TEST  
PARAMETER  
Enable Times  
SYMBOL  
CONDITIONS  
V
(V)  
TYP  
MAX  
150  
30  
26  
-
MAX  
190  
38  
33  
-
MAX  
225  
45  
38  
-
UNITS  
ns  
CC  
t
t
C = 50pF  
2
-
-
PZH, PZL  
L
(HC533)  
4.5  
ns  
6
5
2
-
ns  
C = 15pF  
12  
-
ns  
L
Disable Times  
(HC533)  
t
t
C = 50pF  
150  
30  
26  
-
190  
38  
33  
-
225  
45  
38  
-
ns  
PHZ, PLZ  
L
4.5  
6
-
ns  
-
ns  
C = 15pF  
5
12  
-
ns  
L
Enable and Disable Times  
(HC563)  
t
t
C = 50pF  
2
150  
30  
26  
-
190  
38  
33  
-
225  
45  
38  
-
ns  
PZH, PZL,  
L
t
t
PHZ, PLZ  
4.5  
6
-
ns  
-
ns  
C = 15pF  
L
5
12  
-
ns  
Input Capacitance  
C
-
-
-
10  
20  
10  
20  
10  
20  
pF  
pF  
I
Three-State Output  
Capacitance  
C
-
-
O
Power Dissipation  
Capacitance  
C
-
5
42  
-
-
-
pF  
PD  
(Notes 3, 4)  
HCT TYPES  
Propagation Delay,  
Data to Qn  
(HC/HCT533)  
t
t
t
, t  
C = 50pF  
4.5  
5
-
34  
-
43  
-
51  
-
ns  
ns  
PLH PHL  
L
C = 15pF  
14  
L
Propagation Delay,  
Data to Qn  
(HC/HCT563)  
, t  
PLH PHL  
C = 50pF  
4.5  
5
-
30  
-
38  
-
45  
-
ns  
ns  
L
C = 15pF  
12  
L
Propagation Delay,  
LE to Qn  
(HC/HCT533)  
, t  
PLH PHL  
C = 50pF  
4.5  
5
-
38  
-
48  
-
57  
-
ns  
ns  
L
C = 15pF  
16  
L
Propagation Delay,  
LE to Qn  
(HC/HCT563)  
t , t  
PZL PZH  
C = 50pF  
4.5  
5
-
35  
-
44  
-
53  
-
ns  
ns  
L
C = 15pF  
14  
L
Enable Times  
(HC/HCT533)  
t
, t  
PLZ PZH  
C = 50pF  
4.5  
5
-
14  
-
35  
-
44  
-
53  
-
ns  
ns  
ns  
ns  
ns  
ns  
pF  
pF  
L
C = 15pF  
L
Disable Times  
(HC/HCT533)  
t
, t  
TLH THL  
C = 50pF  
4.5  
5
30  
-
38  
-
45  
-
L
C = 15pF  
12  
-
L
Enable and Disable Times  
(HC/HCT563)  
t
t
C = 50pF  
4.5  
5
35  
-
44  
-
53  
-
PZH, PZL,  
L
t
t
PHZ, PLZ  
C = 15pF  
L
14  
-
Input Capacitance  
C
-
-
-
10  
-
10  
-
10  
-
I
Power Dissipation  
Capacitance  
C
5
42  
PD  
(Notes 3, 4)  
NOTES:  
3. C  
is used to determine the no-load dynamic power consumption, per latch.  
PD  
2
2
4. P (total power per latch) = C  
V
f + Σ C V f where f = Input Frequency, f = Output Frequency, C = Output Load  
CC o i o L  
D
PD CC  
= Supply Voltage.  
i
L
Capacitance, V  
CC  
6
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
Test Circuits and Waveforms  
I
t
+ t =  
WH  
WL  
I
t C = 6ns  
fC  
r
L
t
+ t  
=
L
WL  
WH  
t C = 6ns  
t C  
f
L
fC  
t C  
f
L
L
r
L
3V  
V
CC  
90%  
10%  
2.7V  
0.3V  
CLOCK  
CLOCK  
50%  
10%  
1.3V  
0.3V  
50%  
t
50%  
1.3V  
t
1.3V  
GND  
GND  
t
t
WH  
WL  
WH  
WL  
NOTE: Outputs should be switching from 10% V  
to 90% V  
in  
NOTE: Outputs should be switching from 10% V  
to 90% V  
in  
CC  
CC  
CC  
CC  
accordance with device truth table. For f  
, input duty cycle = 50%.  
accordance with device truth table. For f  
, input duty cycle = 50%.  
MAX  
MAX  
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND  
PULSE WIDTH  
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND  
PULSE WIDTH  
t = 6ns  
t = 6ns  
t = 6ns  
t = 6ns  
r
f
r
f
V
3V  
CC  
90%  
50%  
10%  
2.7V  
1.3V  
0.3V  
INPUT  
INPUT  
GND  
GND  
t
t
t
t
THL  
TLH  
THL  
TLH  
90%  
1.3V  
90%  
50%  
10%  
INVERTING  
OUTPUT  
INVERTING  
OUTPUT  
10%  
t
t
PLH  
PHL  
t
t
PLH  
PHL  
FIGURE 3. HC TRANSITION TIMES AND PROPAGATION  
DELAY TIMES, COMBINATION LOGIC  
FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION  
DELAY TIMES, COMBINATION LOGIC  
t C  
t C  
t C  
t C  
r
L
f
L
f
L
r
L
V
3V  
CC  
90%  
10%  
2.7V  
0.3V  
CLOCK  
INPUT  
CLOCK  
INPUT  
50%  
1.3V  
GND  
GND  
t
t
t
t
H(L)  
H(H)  
H(H)  
H(L)  
V
3V  
CC  
DATA  
INPUT  
DATA  
INPUT  
50%  
1.3V  
t
SU(L)  
1.3V  
1.3V  
GND  
GND  
t
t
t
SU(H)  
SU(H)  
SU(L)  
t
t
90%  
50%  
t
t
THL  
TLH  
THL  
TLH  
90%  
1.3V  
90%  
90%  
1.3V  
OUTPUT  
OUTPUT  
10%  
10%  
t
t
t
PLH  
t
PHL  
PHL  
PLH  
t
REM  
t
REM  
V
3V  
CC  
SET, RESET  
OR PRESET  
SET, RESET  
OR PRESET  
50%  
1.3V  
GND  
GND  
IC  
IC  
C
C
L
L
50pF  
50pF  
FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME,  
AND PROPAGATION DELAY TIMES FOR EDGE  
TRIGGERED SEQUENTIAL LOGIC CIRCUITS  
FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME,  
AND PROPAGATION DELAY TIMES FOR EDGE  
TRIGGERED SEQUENTIAL LOGIC CIRCUITS  
7
CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563  
Test Circuits and Waveforms (Continued)  
6ns  
6ns  
t
6ns  
t
6ns  
r
f
V
3V  
CC  
OUTPUT  
DISABLE  
OUTPUT  
DISABLE  
90%  
2.7  
50%  
t
1.3  
10%  
0.3  
GND  
GND  
t
t
t
t
PZL  
PZL  
PLZ  
PLZ  
OUTPUT LOW  
TO OFF  
OUTPUT LOW  
TO OFF  
50%  
50%  
1.3V  
10%  
90%  
10%  
90%  
t
t
PZH  
PHZ  
PHZ  
t
PZH  
OUTPUT HIGH  
TO OFF  
OUTPUT HIGH  
TO OFF  
1.3V  
OUTPUTS  
ENABLED  
OUTPUTS  
ENABLED  
OUTPUTS  
DISABLED  
OUTPUTS  
ENABLED  
OUTPUTS  
DISABLED  
OUTPUTS  
ENABLED  
FIGURE 7. HC THREE-STATE PROPAGATION DELAY  
WAVEFORM  
FIGURE 8. HCT THREE-STATE PROPAGATION DELAY  
WAVEFORM  
OTHER  
OUTPUT  
= 1kΩ  
INPUTS  
TIED HIGH  
OR LOW  
IC WITH  
THREE-  
STATE  
R
L
V
FOR t AND t  
PLZ  
CC  
GND FOR t  
PZL  
AND t  
PHZ  
PZH  
C
L
OUTPUT  
50pF  
OUTPUT  
DISABLE  
NOTE: Open drain waveforms t  
and t are the same as those for three-state shown on the left. The test circuit is Output R = 1kΩ to  
PZL L  
PLZ  
V
, C = 50pF.  
CC  
L
FIGURE 9. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT  
8
PACKAGE OPTION ADDENDUM  
www.ti.com  
17-Oct-2005  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
CDIP  
CDIP  
CDIP  
CDIP  
CDIP  
PDIP  
Drawing  
5962-8606201RA  
5962-8681301RA  
CD54HC533F3A  
CD54HC563F3A  
CD54HCT533F3A  
CD74HC533E  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
J
J
20  
20  
20  
20  
20  
20  
1
1
TBD  
TBD  
TBD  
TBD  
TBD  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
J
1
J
1
J
1
N
20  
Pb-Free  
(RoHS)  
CU NIPDAU Level-NC-NC-NC  
CU NIPDAU Level-NC-NC-NC  
CU NIPDAU Level-NC-NC-NC  
CU NIPDAU Level-NC-NC-NC  
CD74HC533EE4  
CD74HC563E  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
PDIP  
PDIP  
PDIP  
SOIC  
SOIC  
PDIP  
PDIP  
PDIP  
PDIP  
SOIC  
SOIC  
N
N
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
Pb-Free  
(RoHS)  
Pb-Free  
(RoHS)  
CD74HC563EE4  
CD74HC563M  
N
Pb-Free  
(RoHS)  
DW  
DW  
N
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
CD74HC563ME4  
CD74HCT533E  
CD74HCT533EE4  
CD74HCT563E  
CD74HCT563EE4  
CD74HCT563M  
CD74HCT563ME4  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
20  
20  
20  
20  
Pb-Free  
(RoHS)  
CU NIPDAU Level-NC-NC-NC  
CU NIPDAU Level-NC-NC-NC  
CU NIPDAU Level-NC-NC-NC  
CU NIPDAU Level-NC-NC-NC  
N
Pb-Free  
(RoHS)  
N
Pb-Free  
(RoHS)  
N
Pb-Free  
(RoHS)  
DW  
DW  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan  
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS  
&
no Sb/Br)  
-
please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
17-Oct-2005  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2005, Texas Instruments Incorporated  

相关型号：

5962-8681301RX

 8-Bit D-Type Latch
ETC

5962-86814012A

 Octal D-Type Flip-Flop
ETC

5962-86814012X

 Octal D-Type Flip-Flop
ETC

5962-8681401RA

 High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
TI

5962-8681401RX

 Octal D-Type Flip-Flop
ETC

5962-86815012X

 Octal D-Type Flip-Flop
ETC

5962-8681501RA

 High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
TI

5962-8681501RX

 Octal D-Type Flip-Flop
ETC

5962-86816012A

 8BIT SHIFT REGISTERS WITH 3 STATE OUTPUT REGISTERS
TI

5962-8681601EA

 8BIT SHIFT REGISTERS WITH 3 STATE OUTPUT REGISTERS
TI

5962-8681601VEA

 8BIT SHIFT REGISTERS WITH 3 STATE OUTPUT REGISTERS
TI

5962-8681601VFA

 8BIT SHIFT REGISTERS WITH 3 STATE OUTPUT REGISTERS
TI
©2020 ICPDF网 联系我们和版权申明