5962-8995601LA [TI]
具有三态输出的八路总线寄存收发器 | JT | 24 | -55 to 125;
| 型号： | 5962-8995601LA |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有三态输出的八路总线寄存收发器 | JT | 24 | -55 to 125 驱动 总线驱动器 总线收发器 |
| 文件： | 总18页 (文件大小：272K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
SN54ALS646, SN54ALS648, SN54AS646 . . . JT PACKAGE
• Independent Registers for A and B Buses
• Multiplexed Real-Time and Stored Data
• Choice of True or Inverting Data Paths
SN74ALS646A, SN74ALS648A, SN74AS646,
SN74AS648 . . . DW OR NT PACKAGE
(TOP VIEW)
• Choice of 3-State or Open-Collector
CLKAB
SAB
DIR
A1
A2
A3
A4
A5
A6
A7
A8
GND
V
CC
1
24
23
22
21
20
19
18
17
16
15
14
13
Outputs
CLKBA
SBA
OE
B1
B2
B3
B4
B5
B6
B7
2
• Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
3
4
5
6
7
DEVICE
OUTPUT
3 state
LOGIC
True
8
SN54ALS646, SN74ALS646A, ′AS646
SN54ALS648, SN74ALS648A, SN74AS648
9
3 state
Inverting
10
11
12
description
B8
These devices consist of bus-transceiver circuits
with 3-state or open-collector outputs, D-type
flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the
data bus or from the internal storage registers.
Data on the A or B bus is clocked into the registers
on the low-to-high transition of the appropriate
clock (CLKAB or CLKBA) input. Figure 1
illustrates the four fundamental bus-management
functions that can be performed with the octal bus
transceivers and registers.
SN54ALS646, SN54ALS648, SN54AS646 . . . FK PACKAGE
(TOP VIEW)
4
3
2
1
28 27 26
25
OE
B1
B2
NC
A1
A2
A3
NC
A4
A5
A6
5
24
23
22
6
7
8
21 B3
20 B4
9
Output-enable (OE) and direction-control (DIR)
inputs control the transceiver functions. In the
transceiver mode, data present at the high-
impedance port may be stored in either or both
registers.
10
11
19
B5
12 13 14 15 16 17 18
The select-control (SAB and SBA) inputs can
multiplex stored and real-time (transparent mode)
NC – No internal connection
data. Thecircuitryusedforselectcontroleliminatesthetypicaldecodingglitchthatoccursinamultiplexerduring
the transition between stored and real-time data. DIR determines which bus receives data when OE is low. In
the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the other
register.
When an output function is disabled, the input function is still enabled and can be used to store and transmit
data. Only one of the two buses, A or B, may be driven at a time.
The -1 version of the SN74ALS646A is identical to the standard version, except that the recommended
maximum I
SN54ALS648, or SN74ALS648A.
in the -1 version is increased to 48 mA. There are no -1 versions of the SN54ALS646,
OL
The SN54ALS646, SN54ALS648, and SN54AS646 are characterized for operation over the full military
temperature range of –55°C to 125°C. The SN74ALS646A, SN74ALS648A, SN74AS646, and SN74AS648 are
characterized for operation from 0°C to 70°C.
Copyright 1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
21
3
1
23
2
22
SBA
L
21
3
DIR
H
1
23
CLKAB CLKBA SAB
L
2
22
SBA
X
DIR CLKAB CLKBA SAB
L
OE
L
OE
L
X
X
X
X
X
REAL-TIME TRANSFER
BUS B TO BUS A
REAL-TIME TRANSFER
BUS A TO BUS B
21
3
1
23
2
22
21
OE
L
3
DIR
L
1
23
2
22
SBA
H
DIR CLKAB CLKBA SAB
SBA
X
CLKAB CLKBA SAB
OE
X
X
X
X
X
↑
X
X
X
↑
X
X
H or L
X
X
H
X
H
X
X
L
H
H or L
X
↑
↑
STORAGE FROM
A, B, OR A AND B
TRANSFER STORED DATA
TO A AND/OR B
Figure 1. Bus-Management Functions
Pin numbers shown are for the DW, JT, and NT packages.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
Function Tables
SN54ALS646, SN54AS646, SN74ALS646A, SN74AS646
INPUTS
DATA I/O
OPERATION OR FUNCTION
DIR
X
CLKAB
CLKBA
SAB
X
SBA
X
A1–A8
Input
B1–B8
OE
X
X
H
H
L
†
†
†
↑
X
Unspecified
Store A, B unspecified
Store B, A unspecified
Store A and B data
†
X
X
↑
X
X
Unspecified
Input
X
↑
H or L
X
↑
H or L
X
X
X
Input
Input
X
X
X
Input disabled
Output
Input disabled
Input
Isolation, hold storage
Real-time B data to A bus
Stored B data to A bus
Real-time A data to B bus
Stored A data to B bus
L
X
L
L
L
X
H or L
X
X
H
Output
Input
L
H
H
X
L
X
Input
Output
L
H or L
X
H
X
Input
Output
†
The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at
the bus terminals is stored on every low-to-high transition of the clock inputs.
SN54ALS648, SN74ALS648A, SN74AS648
INPUTS
DATA I/O
OPERATION OR FUNCTION
DIR
X
CLKAB
CLKBA
SAB
X
SBA
X
A1–A8
Input
B1–B8
OE
X
X
H
H
L
†
†
†
↑
X
Unspecified
Store A, B unspecified
Store B, A unspecified
Store A and B data
†
X
X
↑
X
X
Unspecified
Input
Input
X
↑
H or L
X
↑
H or L
X
X
X
Input
X
X
X
Input disabled
Output
Input disabled
Input
Isolation, hold storage
Real-time B data to A bus
Stored B data to A bus
Real-time A data to B bus
Stored A data to B bus
L
X
L
L
L
X
H or L
X
X
H
Output
Input
L
H
H
X
L
X
Input
Output
L
H or L
X
H
X
Input
Output
†
The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at
the bus terminals is stored on every low-to-high transition of the clock inputs.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
†
logic symbols
SN54ALS648,
SN74ALS648A, SN74AS648
SN54ALS646, SN54AS646,
SN74ALS646A, SN74AS646
21
3
21
3
OE
OE
G3
G3
DIR
3 EN1 [BA]
3 EN2 [AB]
DIR
3 EN1 [BA]
3 EN2 [AB]
23
22
1
23
22
1
CLKBA
SBA
CLKBA
SBA
C4
G5
C4
G5
CLKAB
SAB
CLKAB
SAB
C6
G7
C6
G7
2
2
20
20
4D
2
B1
4D
2
B1
5
5
≥1
≥1
4
4
A1
A1
1
1
5 1
≥1
5 1
≥1
6D
7
7
6D
7
7
1
1
5
19
18
17
16
15
14
13
5
19
18
17
16
15
14
13
A2
A3
A4
A5
A6
A7
A8
B2
B3
B4
B5
B6
B7
B8
A2
A3
A4
A5
A6
A7
A8
B2
B3
B4
B5
B6
B7
B8
6
6
7
7
8
8
9
9
10
11
10
11
†
These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
logic diagrams (positive logic)
SN54ALS646, SN54AS646,
SN74ALS646A, SN74AS646
21
OE
3
DIR
CLKBA
SBA
23
22
1
CLKAB
2
SAB
One of Eight Channels
1D
C1
4
A1
20
B1
1D
C1
To Seven Other Channels
SN54ALS648,
SN74ALS648A, SN74AS648
21
OE
3
DIR
CLKBA
SBA
23
22
1
CLKAB
2
SAB
One of Eight Channels
1D
C1
4
A1
20
B1
1D
C1
To Seven Other Channels
Pin numbers shown are for the DW, JT, and NT packages.
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN54ALS646 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74ALS646A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54ALS646
MIN NOM MAX
SN74ALS646A
MIN NOM MAX
UNIT
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
IH
0.7
–12
12
0.8
–15
24
V
IL
I
mA
OH
I
Low-level output current
mA
OL
‡
48
f
t
t
t
Clock frequency
0
14.5
15
35
0
12.5
10
0
40
MHz
ns
clock
Pulse duration, CLKBA or CLKAB high or low
Setup time, A before CLKAB↑ or B before CLKBA↑
Hold time, A after CLKAB↑ or B after CLKBA↑
Operating free-air temperature
w
ns
su
h
0
ns
T
–55
125
0
70
°C
A
‡
Applies only to the -1 version and only if V
CC
is maintained between 4.75 V and 5.25
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54ALS646
SN74ALS646A
PARAMETER
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
I
= –0.4 mA
= –3 mA
= –12 mA
= –15 mA
= 12 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
OL
CC
2.4
CC
2.4
3.2
3.2
V
V
OH
V
V
= 4.5 V
= 4.5 V
2
CC
2
0.25
0.4
0.25
0.35
0.35
0.4
0.5
0.5
0.1
0.1
20
V
OL
= 24 mA
CC
‡
= 48 mA
Control inputs
A or B ports
V = 7 V
I
0.1
0.1
I
I
V
V
= 5.5 V
= 5.5 V,
mA
I
CC
V = 5.5 V
I
Control inputs
20
V = 2.7 V
I
µA
IH
IL
CC
§
20
20
A or B ports
Control inputs
–0.2
–0.2
–112
76
–0.2
–0.2
–112
76
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
§
A or B ports
¶
V
O
= 2.25 V
–20
–30
CC
O
Outputs high
Outputs low
47
55
55
47
55
55
I
V
CC
= 5.5 V
88
88
mA
CC
Outputs disabled
88
88
†
All typical values are at V
Applies only to the -1 version and only if V
CC
For I/O ports, the parameters I and I include the off-state output current.
= 5 V, T = 25°C.
A
CC
‡
§
¶
is maintained between 4.75 V and 5.25
IH
IL
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
.
OS
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
= MIN to MAX
SN54ALS646 SN74ALS646A
MIN
35
10
5
MAX
MIN
40
7
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
35
20
22
15
40
23
30
24
20
22
12
20
38
30
12
21
30
17
20
12
35
20
25
20
17
20
10
16
30
25
10
16
CLKBA or CLKAB
A or B
A or B
B or A
A or B
A or B
A or B
A or B
A or B
A or B
5
5
3
ns
ns
ns
ns
ns
ns
ns
3
3
‡
10
5
7
SBA or SAB
(stored data low)
5
‡
8
6
SBA or SAB
(stored data high)
5
5
3
2
OE
5
4
1
1
OE
1
2
5
3
DIR
5
4
1
1
DIR
2
2
†
‡
For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN54ALS648 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74ALS648A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54ALS648
MIN NOM MAX
SN74ALS648A
MIN NOM MAX
UNIT
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
IH
Low-level input voltage
0.7
–12
12
0.8
–15
24
V
IL
I
I
f
t
t
t
High-level output current
mA
mA
MHz
ns
OH
OL
clock
w
Low-level output current
Clock frequency
0
14.5
15
35
0
12.5
10
0
40
Pulse duration, CLKBA or CLKAB high or low
Setup time, A before CLKAB↑ or B before CLKBA↑
Hold time, A after CLKAB↑ or B after CLKBA↑
Operating free-air temperature
ns
su
0
ns
h
T
A
–55
125
0
70
°C
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54ALS648
SN74ALS648A
PARAMETER
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
= –0.4 mA
= –3 mA
= –12 mA
= –15 mA
= 12 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
CC
2.4
CC
2.4
3.2
3.2
V
OH
V
CC
= 4.5 V
2
2
0.25
0.4
0.25
0.35
0.4
0.5
V
OL
V
CC
V
CC
V
CC
= 4.5 V
= 5.5 V
= 5.5 V,
V
= 24 mA
Control inputs
A or B ports
V = 7 V
I
0.1
0.1
0.1
I
I
mA
µA
V = 5.5 V
I
0.1
Control inputs
20
20
I
V = 2.7 V
I
IH
IL
‡
20
20
A or B ports
Control inputs
–0.2
–0.2
–112
76
–0.2
–0.2
–112
76
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
‡
A or B ports
§
V
O
= 2.25 V
–20
–30
CC
O
Outputs high
Outputs low
47
57
57
47
57
57
I
V
CC
= 5.5 V
88
88
mA
CC
Outputs disabled
88
88
†
‡
§
All typical values are at V
For I/O ports, the parameters I and I include the off-state output current.
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
= 5 V, T = 25°C.
A
IH IL
CC
.
OS
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
TO
(OUTPUT)
PARAMETER
(INPUT)
UNIT
†
= MIN to MAX
SN54ALS648 SN74ALS648A
MIN
35
8
MAX
MIN
40
7
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
39
23
20
12
44
26
30
25
25
25
12
21
35
25
17
22
33
20
17
10
39
22
25
21
22
22
10
15
27
19
14
15
CLKBA or CLKAB
A or B
A or B
B or A
A or B
A or B
A or B
A or B
A or B
A or B
5
5
3
2
ns
ns
ns
ns
ns
ns
ns
2
2
‡
5
5
SBA or SAB
(stored data low)
4
4
‡
6
6
SBA or SAB
(stored data high)
6
6
4
2
OE
4
4
1
1
OE
2
2
4
2
DIR
3
3
1
1
DIR
2
2
†
‡
For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN54AS646 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74AS646 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54AS646
MIN NOM
SN74AS646
MIN NOM
UNIT
MAX
MAX
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Clock frequency
IH
0.8
–12
32
0.8
–15
48
V
IL
I
I
f
mA
mA
MHz
OH
OL
clock
*
0
6
75
0
5
6
6
0
0
90
CLKBA or CLKAB high
CLKBA or CLKAB low
t *
w
Pulse duration
ns
7
t
*
Setup time, A before CLKAB↑ or B before CLKBA↑
Hold time, A after CLKAB↑ or B before CLKBA
Operating free-air temperature
7
ns
ns
°C
su
t *
0
h
T
A
–55
125
70
* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54AS646
SN74AS646
PARAMETER
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
I
I
= –2 mA
= –3 mA
= –12 mA
= –15 mA
= 32 mA
= 48 mA
V
–2
V
–2
CC
OH
OH
OH
OH
OL
OL
CC
2.4
CC
2.4
3.2
3.2
V
OH
V
CC
= 4.5 V
2
2
0.25
0.5
V
OL
V
CC
= 4.5 V
V
0.35
0.5
0.1
Control inputs
A or B ports
V
V
= 5.5 V,
= 5.5 V,
V = 7 V
I
0.1
0.1
CC
I
I
mA
µA
V = 5.5 V
I
0.1
CC
Control inputs
20
20
I
V
CC
= 5.5 V,
V = 2.7 V
I
IH
IL
‡
70
70
A or B ports
Control input
–0.5
–0.75
–112
195
211
–0.5
–0.75
–112
195
211
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
‡
A or B ports
§
V
O
= 2.25 V
–30
–30
CC
O
Outputs high
Outputs low
120
130
130
120
130
130
I
V
CC
= 5.5 V
mA
CC
Outputs disabled
211
211
†
‡
§
All typical values are at V
= 5 V, T = 25 °C.
A
CC
For I/O ports, the parameters I and I include the off-state output current.
IH
IL
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
.
OS
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
= MIN to MAX
SN54AS646
SN74AS646
MIN
75
2
MAX
MIN
90
2
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
*
MHz
ns
max
9.5
10
8.5
9
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
CLKBA or CLKAB
A or B
A or B
B or A
A or B
A or B
A or B
A or B
A or B
2
2
2
11.5
8
2
9
ns
ns
ns
ns
ns
ns
1
1
7
2
13.5
11
2
11
9
‡
SBA or SAB
2
2
2
11
2
9
OE
OE
3
15
3
14
9
2
11
2
2
11
2
9
3
21
3
16
18
10
10
DIR
DIR
3
24
3
2
12
2
2
12
2
* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.
†
‡
For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V : Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, T : SN74AS648 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
A
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN74AS648
MIN NOM
UNIT
MAX
V
V
V
Supply voltage
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Clock frequency
IH
0.8
–15
48
V
IL
I
I
f
mA
mA
MHz
OH
OL
clock
0
5
6
6
0
0
90
CLKBA or CLKAB high
CLKBA or CLKAB low
t
w
Pulse duration
ns
t
t
Setup time, A before CLKAB↑ or B before CLKBA↑
Hold time, A after CLKAB↑ or B before CLKBA
Operating free-air temperature
ns
ns
°C
su
h
T
A
70
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN74AS648
PARAMETER
TEST CONDITIONS
UNIT
‡
MIN TYP
MAX
V
V
V
V
V
= 4.5 V,
I = –18 mA
–1.2
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
I
= –2 mA
= –3 mA
= –15 mA
= 48 mA
V
–2
CC
OH
OH
OH
OL
CC
2.4
3.2
V
OH
OL
V
CC
V
CC
V
CC
= 4.5 V
2
= 4.5 V,
0.35
0.5
0.1
V
Control inputs
A or B ports
V = 7 V
I
I
I
= 5.5 V
mA
V = 5.5 V
I
0.1
Control inputs
20
I
V
= 5.5 V,
V = 2.7 V
µA
IH
IL
CC
I
§
70
A or B ports
Control input
–0.5
–0.75
–112
185
195
195
I
I
V
V
= 5.5 V,
= 5.5 V,
V = 0.4 V
I
mA
mA
CC
§
A or B ports
¶
V
O
= 2.25 V
–30
CC
O
Outputs high
Outputs low
110
120
120
I
V
CC
= 5.5 V
mA
CC
Outputs disabled
‡
§
¶
All typical values are at V
= 5 V, T = 25 °C.
A
CC
For I/O ports, the parameters I and I include the off-state output current.
IH
IL
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
.
OS
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
switching characteristics (see Figure 2)
V
C
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
R1 = 500 Ω,
R2 = 500 Ω,
T
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
†
= MIN to MAX
SN74AS648
MIN
90
2
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
PZH
PZL
PHZ
PLZ
8.5
9
CLKBA or CLKAB
A or B
A or B
B or A
A or B
A or B
A or B
A or B
A or B
2
2
8
ns
ns
ns
ns
ns
ns
1
7
2
11
9
‡
SBA or SAB
2
2
9
OE
OE
3
15
9
2
2
9
3
16
18
10
10
DIR
DIR
3
2
2
†
‡
For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions.
These parameters are measured with the internal output state of the storage register opposite that of the bus input.
16
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS646, SN54ALS648, SN54AS646
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995
PARAMETER MEASUREMENT INFORMATION
7 V
V
CC
SWITCH POSITION TABLE
Open
S1
TEST
S1
R
L
t
t
Open
Open
Open
Closed
Open
Closed
PLH
PHL
PZH
R1 = 500 Ω
From Output
Under Test
Test Point
From Output
Under Test
Test Point
R2 = 500 Ω
t
t
PZL
PHZ
C = 50 pF
L
(see Note A)
C
= 50 pF
L
t
(see Note A)
t
PLZ
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
3.5 V
3.5 V
1.3 V
1.3 V
High-Level
Timing
Input
1.3 V
Pulse
0.3 V
t
0.3 V
3.5 V
w
t
h
t
su
3.5 V
0.3 V
Data
Input
Low-Level
Pulse
1.3 V
1.3 V
1.3 V
1.3 V
0.3 V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
3.5 V
Output
Control
1.3 V
1.3 V
0.3 V
3.5 V
3.5 V
t
Input
1.3 V
1.3 V
PZL
t
PLZ
0.3 V
PHL
t
t
PLH
Waveform 1
S1 Closed
(see Note B)
1.3 V
V
OH
In-Phase
Output
1.3 V
1.3 V
1.3 V
V
OL
V
OL
0.3 V
t
PHZ
t
PLH
t
PZH
t
PHL
V
OH
V
Waveform 2
S1 Open
(see Note B)
OH
OL
Out-of-Phase
Output
1.3 V
1.3 V
0.3 V
0 V
V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A.
C
L
includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t ≤ 2 ns, t ≤ 2 ns.
O
r
f
D. The outputs are measured one at a time with one transition per measurement.
Figure 2. Load Circuits and Voltage Waveforms
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明