5962-9862001QKA [TI]
LV/LV-A/LVX/H SERIES, OCTAL 1-BIT TRANSCEIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24;型号: | 5962-9862001QKA |
厂家: | TEXAS INSTRUMENTS |
描述: | LV/LV-A/LVX/H SERIES, OCTAL 1-BIT TRANSCEIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24 CD 输入元件 输出元件 逻辑集成电路 |
文件: | 总12页 (文件大小:158K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
March 1999
54LVXC4245
8-Bit Dual Supply Configurable Voltage Interface
Transceiver with TRI-STATE® Outputs
General Description
Features
n Bidirectional interface between 5V and 3V-to-5V buses
n Control inputs compatible with TTL level
n Outputs source/sink up to 24 mA
The LVXC4245 is a 24-pin dual-supply, 8-bit configurable
voltage interface transceiver suited for real time configurable
I/O applications. The VCCA pin accepts a 5V supply level.
The “A” port is a dedicated 5V port. The VCCB pin accepts a
3V-to-5V supply level. The “B” port is configured to track the
n Available in Cerpack and CDIP packages
n Implements patented EMI reduction circuitry
n Flexible VCCB operating range
n Allows B port and VCCB to float simultaneously when OE
is HIGH
V
CCB supply level respectively. A 5V level on the VCC pin will
configure the I/O pins at a 5V level and a 3V VCC will config-
ure the I/O pins at a 3V level. This device will allow the VCCB
voltage source pin and I/O pins on the “B” port to float when
OE is HIGH. This feature is necessary to buffer data to and
from a socket that permits live insertion and removal during
normal operation.
n Functionally compatible with the 54 series 245
n Standard Microcircuit Drawing (SMD) 5962-9862001
Ordering Code
Order Number
54LVXC4245W-QML
54LVXC4245J-QML
Package Number
W24C
Package Description
24-Lead Ceramic Flatpack
24-Lead Ceramic Dual-in-line
J24F
Logic Symbol
Connection Diagram
Pin Assignment
for Cerpack and CDIP
DS101033-1
Pin Descriptions
Pin Names
Description
Output Enable Input
Transmit/Receive Input
OE
T/R
A0–A7
B0–B7
Side A Inputs or TRI-STATE Outputs
Side B Inputs or TRI-STATE Outputs
DS101033-2
TRI-STATE® is a registered trademark of National Semiconductor Corporation
© 1999 National Semiconductor Corporation
DS101033
www.national.com
Truth Table
Inputs
Outputs
OE
L
T/R
L
Bus B Data to Bus A
Bus A Data to Bus B
HIGH-Z State
L
H
H
X
Logic Diagram
DS101033-4
www.national.com
2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Recommended Operating
Conditions (Note 2)
Supply Voltage VCCA
VCCB
4.5V to 5.5V
2.7V to 5.5V
0V to VCCA
Supply Voltage (VCCA,VCCB
)
−0.5V to +7.0V
@
Input Voltage (VI) OE , T/R
Input/Output Voltage (VI/O
@
DC Input Voltage (VI) OE, T/R
−0.5V to VCCA +0.5V
)
DC Input/Output Voltage (VI/O
)
@
An
0V to VCCA
0V to VCCB
@
@
An
Bn
−0.5V to VCCA +0.5V
−0.5V to VCCB +0.5V
@
Bn
Free Air Operating Temperature (TA)
Minimum Input Edge Rate (∆V/∆t)
VIN from 30% to 70% of VCC
−55˚C to +125˚C
8 ns/V
DC Input Diode Current (IIK
)
@
±
±
OE, T/R
20 mA
50 mA
DC Output Diode Current (IOK
)
@
VCC 3V, 4.5V, 5.5V
DC Output Source or
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be op-
erated at these limits. The parametric values defined in the Electrical Charac-
teristics tables are not guaranteed at the absolute maximum ratings. The
“Recommended Operating Conditions” table will define the conditions for ac-
tual device operation.
±
Sink Current (IO
)
50 mA
DC VCC or Ground Current
Per Output Pin (ICC or IGND
and Max Current
±
)
50 mA
±
200 mA
Storage Temperature Range
Note 2: The A port unused pins (inputs and I/O’s) must be held HIGH or
LOW. They may not float.
(TSTG
)
−65˚C to +150˚C
DC Electrical Characteristics
=
Symbol
Parameter
VCCA
(V)
VCCB
(V)
TA −55˚C to
Units
Conditions
+125˚C
Guaranteed Limits
VIHA
Minimum High Level
Input Voltage
An
OE
T/R
Bn
4.5
4.5
5.5
4.5
4.5
4.5
4.5
4.5
5.5
4.5
4.5
4.5
4.5
5.5
4.5
4.5
4.5
5.5
4.5
4.5
4.5
4.5
2.7
3.6
5.5
2.7
3.6
5.5
2.7
3.6
5.5
2.7
3.6
5.5
2.7
5.5
3.0
4.5
2.7
5.5
2.7
3.0
3.0
4.5
2.0
2.0
2.0
2.0
2.0
3.85
0.8
0.8
0.8
0.8
0.8
1.65
4.4
5.4
3.7
3.7
2.6
5.4
2.2
2.4
2.2
3.7
V
VOUT ≤ 0.1V
or
≥ VCC − 0.1V
VIHB
VILA
Maximum Low Level
Input Voltage
An
OE
T/R
Bn
V
VOUT ≤ 0.1V
or
≥ VCC − 0.1V
VILB
=
IOH −100 µA
VOHA
Minimum High Level
Output Voltage
V
V
=
IOH −100 µA
=
IOH −24 mA
=
IOH −24 mA
=
IOH −100 µA
VOHB
=
IOH −100 µA
=
IOH −12 mA
=
IOH −12 mA
=
IOH −24 mA
=
IOH −24 mA
3
www.national.com
DC Electrical Characteristics (Continued)
=
Symbol
Parameter
VCCA
(V)
VCCB
(V)
TA −55˚C to
Units
Conditions
+125˚C
Guaranteed Limits
=
IOL 100 µA
VOLA
Maximum Low Level
Output Voltage
4.5
5.5
4.5
4.5
4.5
5.5
4.5
4.5
4.5
4.5
5.5
5.5
5.5
5.5
2.7
5.5
3.0
4.5
2.7
5.5
2.7
3.0
3.0
4.5
3.6
5.5
3.6
5.5
0.1
0.1
0.4
0.4
0.1
0.1
0.3
0.3
0.4
0.4
V
=
IOL 100 µA
=
IOL 24 mA
=
IOL 24 mA
=
IOL 100 µA
VOLB
V
=
IOL 100 µA
=
IOL 12 mA
=
IOL 12 mA
=
IOL 24 mA
=
IOL 24 mA
=
±
±
±
±
IIN
Maximum Input Leakage
1.0
1.0
5.0
5.0
µA
µA
VI VCCA, GND
@
Current OE, T/R
=
IOZA
Maximum TRI-STATE
VI VIL, VIH
=
@
Output Leakage An
OE VCCA
=
VO VCCA, GND
=
±
±
IOZB
Maximum TRI-STATE
5.5
5.5
3.6
5.5
5.0
5.0
µA
VI VIL, VIH
,
=
@
Output Leakage Bn
OE VCCA
=
VO VCCB, GND
=
VI VCC − 2.1V
∆ICC
Maximum
All
Inputs
5.5
5.5
5.5
3.6
1.5
mA
mA
=
VI VCCB − 0.6V
ICC/Input
Bn
0.5
40
=
An VCCA or GND
ICCA1
Quiescent VCCA
=
=
Supply Current as B Port Floats
5.5
Open
µA
Bn Open, OE
VCCA
=
=
T/R VCCA, VCCB
Open
=
An VCCA or GND
ICCA2
Quiescent VCCA
Supply Current
=
Bn VCCB or GND
5.5
5.5
3.6
5.5
40
40
µA
µA
=
=
OE GND, T/R
GND
=
An VCCA or GND
ICCB
Quiescent VCCB
Supply Current
=
Bn VCCB or GND
5.5
5.5
3.6
5.5
10
40
=
=
OE GND, T/R
VCCA
VOLPA
VOLPB
VOLVA
VOLVB
Quiet Output Maximum
Dynamic VOL
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
1.5
V
V
V
V
(Note 3)
1.5
0.8
(Note 3)
(Note 3)
(Note 3)
1.5
Quiet Output Minimum
Dynamic VOL
-1.1
-1.2
-0.7
-1.1
Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to V
level; one output at GND.
CC
www.national.com
4
AC Electrical Characteristics
=
=
Symbol
Parameter
CL 50 pF
CL 50 pF
Units
=
=
VCCA 4.5V to 5.5V
VCCA 4.5V to 5.5V
=
=
VCCB 2.7V to 3.6V
VCCB 4.5V to 5.5V
=
=
TA −55˚C to +125˚C
TA −55˚C to +125˚C
Min
Max
Min
Max
tPHL
tPLH
tPHL
tPLH
tPZL
tPZH
tPZL
tPZH
tPHZ
tPLZ
tPHZ
tPLZ
tOSHL
tOSLH
Propagation
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
0.5
0.5
8.0
8.0
8.0
8.0
9.5
9.5
11.5
11.5
7.0
7.0
7.0
7.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
0.5
0.5
9.5
9.5
ns
ns
ns
ns
ns
ns
Delay A to B
Propagation
9.5
Delay B to A
Output Enable
Time OE to B
Output Enable
Time OE to A
Output Disable
Time OE to B
Output Disable
Time OE to A
Output to Output
Skew (Note 4)
Data to Output
9.5
12.0
12.0
13.0
13.0
7.5
7.5
7.0
7.0
1.5
1.5
ns
Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The speci-
fication applies to any outputs switching in the same direction, either HIGH to LOW (t ) or LOW to HIGH (t ). Parameter guaranteed by design.
OSHL OSLH
Capacitance
Symbol
Parameter
Max
10
Units
pF
Conditions
=
CIN
Input Capacitance
VCC Open
= =
VCCA 5V, VCCB 3.3V
CI/O
Input/Output Capacitance
12
pF
→
→
=
VCCA 5V
CPD
Power Dissipation Capacitance
A
B
B
A
50
pF
=
VCCB 3.3V
50
pF
Note 5:
C
PD
is measured at 10 MHz.
5
www.national.com
Configurable I/O Application for mixed or unknown Voltages
LVXC4245 is designed to solve 3V/5V interfacing issues
when CMOS devices cannot tolerate I/O levels above their
applied VCC. If an I/O pin of 3V ICs is driven by 5V ICs, the
P-Channel transistor in 3V ICs will conduct causing current
flow from I/O bus to the 3V power supply. The resulting high
current flow can cause destruction of 3V ICs through latchup
effects. To prevent this problem, a current limiting resistor is
used typically under direct connection of 3V ICs and 5V ICs,
but it causes speed degradation.
“A” port is a dedicated 5V port to interface 5V ICs. The “B”
port is configurable and accepts a 3V-to-5V supply level.
This configurable ″B″ port provides maximum flexibility for in-
terfacing to unknown supply voltages, for interfacing to sup-
ply voltages which may change in the future, or for providing
flexibility when supplying systems to multiple customers with
varying power supply requirements. Figure 1 shows how the
LVXC4245 fits into a system with a 3V subsystem and a 5V
subsystem.
In a better solution, the LVXC4245 configures two different
output levels to handle the dual supply interface issues. The
DS101033-3
FIGURE 1. LVXC4245 Fits into a System with 3V Subsystem and 5V Subsystem
www.national.com
6
In the first case, when interfacing to non-TTL inputs such as
ACMOS or HCMOS where full 5V signal swings are needed,
the LVXC4245 can act as an amplifier to translate 0 volt to 3
volt signals up to 0 volt to 5 volt levels as shown in Figure 2.
Configurable I/O Application for
mixed or unknown Voltages
(Continued)
Additionally, the LVXC4245 solves two other unique prob-
lems: when interfacing to non-TTL compatible signals or
when interfacing to components or busses which are pulled
up to 5V.
DS101033-5
FIGURE 2. LVXC4245 amplifies 3V signals for interfacing to non-TTL inputs.
In the second case, when interfacing to busses which use re-
sistive pull-ups to 5V, it is desirable to avoid connecting 3V
devices directly to the bus to avoid excessive power con-
sumption. The LVXC4245 can be used to translate the 3 volt
signals to 5 volt levels and eliminate the power consumed by
the pull-up resistors.
DS101033-6
FIGURE 3. LVXC4245 for interfacing to 5V busses with pull-ups minimizes power consumption.
7
www.national.com
Physical Dimensions inches (millimeters) unless otherwise noted
24-Lead Ceramic Flatpack
Package Number W24C
24-Lead Ceramic Dual-in-line
Package Number J24F
www.national.com
8
Notes
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
National Semiconductor
Europe
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
National Semiconductor
Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
Email: sea.support@nsc.com
www.national.com
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
National Semiconductor Company
Design
Purchasing Quality Company Jobs
Products > Military/Aerospace > Low Voltage > 54LVXC4245
Product Folder
54LVXC4245
8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
Contents
l
l
l
l
General Description
Features
Datasheet
Package Availability, Models, Samples
& Pricing
General Description
The LVXC4245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver
suited for real time configurable I/O applications. The V
pin accepts a 5V supply level.
CCA
The "A" port is a dedicated 5V port. The V
pin accepts a 3V-to-5V supply level. The
CCB
"B" port is configured to track the V
supply level respectively. A 5V level on the V
CCB
CC
pin will configure the I/O pins at a 5V level and a 3V V will configure the I/O pins at a
CC
3V level. This device will allow the V
voltage source pin and I/O pins on the "B" port to
CCB
float when OE# is HIGH. This feature is necessary to buffer data to and from a socket that
permits live insertion and removal during normal operation.
Features
l
l
l
l
l
l
Bidirectional interface between 5V and 3V-to-5V buses
Control inputs compatible with TTL level
Outputs source/sink up to 24 mA
Available in Cerpack and CDIP packages
Implements patented EMI reduction circuitry
Flexible V
operating range
CCB
l
Allows B port and V
to float simultaneously when OE# is HIGH
CCB
l
l
Functionally compatible with the 54 series 245
Standard Microcircuit Drawing (SMD) 5962-9862001
Pin Descriptions
Pin Names
Description
Output Enable Input
T/
Transmit/Receive Input
A -A
Side A Inputs or TRI-STATE Outputs
0
7
B -B
Side B Inputs or TRI-STATE Outputs
0
7
Datasheet
Size
(in
Kbytes)
Title
Date
Receive via
Email
View
Online
Download
Download
Download
54LVXC4245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with
TRI-STATE Outputs
115
Kbytes
24-Mar- View
99
Receive via
Email
Online
View
Online
Receive via
Email
54LVXC4245 Mil-Aero Datasheet MN54LVXC4245-X
21 Kbytes
Please use Adobe Acrobat to view PDF file(s).
If you have trouble printing, see Printing Problems.
Package Availability, Models, Samples & Pricing
Samples
&
Electronic
Orders
Package
Models
Budgetary Pricing
Quantity $US each
Std
Pack
Size
Package
Marking
Part Number
Status
Type # pins
SPICE IBIS
tube [logo]¢Z¢S¢4¢A$E
5962-9862001QLA Cerdip 24 Full production N/A N/A
.
50+
50+
$16.0000 of 54LVXC4245J-QML
15 5962-9862001QLA
[logo]¢Z¢S¢4¢A$E
tube
54LVXC4245W
$15.0000 of
-QML 5962-
19
5962-9862001QKA Cerpack 24 Full production N/A N/A
.
9862001QKA
[Information as of 2-Sep-2000]
Quick Search
Parametric
Search
System
Diagrams
Product
Tree
Home
About Languages . About the Site . About "Cookies"
National is QS 9000 Certified . Privacy/Security
Copyright © National Semiconductor Corporation
Preferences . Feedback
相关型号:
5962-9862001QLX
Bus Transceiver, LV/LV-A/LVX/H Series, 8-Func, 1-Bit, True Output, CMOS, CDIP24
WEDC
©2020 ICPDF网 联系我们和版权申明