74AC16823DL [TI]

16-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS;
74AC16823DL
型号: 74AC16823DL
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

16-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

输出元件
文件: 总9页 (文件大小:187K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀ ꢁ ꢂꢃꢄ ꢅ ꢆ ꢇ ꢈ ꢉ ꢊ ꢁꢂ ꢃ ꢄꢅ ꢆꢇꢈ  
ꢄ ꢆ ꢋꢌꢍ ꢎ ꢌꢏꢐ ꢍꢑ ꢎꢒ ꢓꢔꢂꢃꢒ ꢔ ꢕ ꢍꢖ ꢋ ꢔꢕꢗ ꢖ ꢐ  
ꢘ ꢍꢎ ꢙ ꢈ ꢋꢐꢎꢂꢎ ꢒ ꢗ ꢏꢎ ꢖꢏ ꢎꢐ  
SCAS243A − APRIL 1991 − REVISED APRIL 1996  
54AC16823 . . . WD PACKAGE  
74AC16823 . . . DL PACKAGE  
(TOP VIEW)  
D
D
Members of the Texas Instruments  
Widebus Family  
Provides Extra Data Width Necessary for  
Wider Address/Data Paths or Buses With  
Parity  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1CLR  
1OE  
1Q1  
GND  
1Q2  
1Q3  
1CLK  
1CLKEN  
1D1  
2
D
D
D
D
D
Flow-Through Architecture Optimizes  
PCB Layout  
3
4
GND  
1D2  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
5
6
1D3  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
500-mA Typical Latch-Up Immunity  
7
V
V
CC  
CC  
8
1Q4  
1Q5  
1Q6  
GND  
1Q7  
1Q8  
1Q9  
2Q1  
2Q2  
2Q3  
GND  
2Q4  
2Q5  
2Q6  
1D4  
1D5  
1D6  
GND  
1D7  
1D8  
1D9  
2D1  
2D2  
2D3  
GND  
2D4  
2D5  
2D6  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
at 125°C  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Package Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Package Using 25-mil Center-to-Center Pin  
Spacings  
description  
These 18-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing wider buffer  
registers, I/O ports, parity bus interfacing, and  
working registers.  
V
V
CC  
CC  
2Q7  
2Q8  
GND  
2Q9  
2OE  
2CLR  
2D7  
2D8  
GND  
2D9  
2CLKEN  
2CLK  
The ’AC16823 can be used as two 9-bit flip-flops  
or one 18-bit flip-flop. With the clock-enable  
(CLKEN) input low, the D-type flip-flops enter data  
on the low-to-high transitions of the clock. Taking  
CLKEN high disables the clock buffer, thus  
latching the outputs. Taking the clear (CLR) input  
low causes the Q outputs to go low independently  
of the clock.  
The output enable (OE) input can be used to place the outputs in either a normal logic state (high or low) or a  
high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.  
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
The 74AC16823 is packaged in TI’s shrink small-outline package (DL), which provides twice the I/O pin count  
and functionality of standard small-outline packages in the same printed-circuit-board area.  
The 54AC16374 is characterized for operation over the full military temperature range of −55°C to 125°C. The  
74AC16823 is characterized for operation from −40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
ꢏ ꢑ ꢕꢒꢐꢐ ꢗ ꢎꢙ ꢒꢓꢘ ꢍꢐ ꢒ ꢑ ꢗꢎꢒꢚ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢖꢓ ꢗ ꢚ ꢏ ꢃꢎ ꢍꢗ ꢑ  
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆ ꢇ ꢈ ꢉ ꢊ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇꢈ  
ꢄꢆ ꢋꢌꢍ ꢎ ꢌ ꢏꢐ ꢍ ꢑ ꢎ ꢒꢓ ꢔꢂꢃ ꢒ ꢔꢕ ꢍ ꢖ ꢋꢔꢕ ꢗꢖ ꢐ  
ꢘꢍ ꢎ ꢙ ꢈ ꢋꢐꢎꢂꢎ ꢒ ꢗꢏꢎ ꢖ ꢏꢎꢐ  
SCAS243A − APRIL 1991 − REVISED APRIL 1996  
FUNCTION TABLE  
(each 9-bit stage)  
INPUTS  
OUTPUT  
Q
CLKEN  
OE  
L
CLR  
L
CLK  
X
D
X
H
L
X
L
L
H
L
L
H
L
H
L
L
H
L
L
X
X
X
Q
Q
0
0
L
H
H
X
X
H
X
X
Z
logic symbol  
logic diagram (positive logic)  
2
2
1OE  
EN1  
R2  
1OE  
1
1CLR  
1
1CLR  
R
55  
56  
27  
28  
30  
29  
G3  
55  
1CLK  
2OE  
3C4  
1CLKEN  
1CLK  
1D1  
CE  
3
1Q1  
EN5  
R6  
56  
54  
C1  
2CLR  
1D  
G7  
One of Nine  
Channels  
2CLK  
7C8  
54  
52  
51  
49  
48  
47  
45  
44  
43  
42  
41  
40  
38  
37  
36  
34  
33  
31  
3
1D1  
1D2  
1D3  
1D4  
1D5  
1D6  
1D7  
1D8  
1D9  
2D1  
2D2  
2D3  
2D4  
2D5  
2D6  
2D7  
2D8  
2D9  
4D  
1Q1  
1Q2  
1Q3  
1Q4  
1Q5  
1Q6  
1Q7  
1Q8  
1Q9  
2Q1  
2Q2  
2Q3  
2Q4  
2Q5  
2Q6  
2Q7  
2Q8  
2Q9  
1, 2  
5
6
To Eight Other Channels  
8
9
27  
28  
2OE  
10  
12  
13  
14  
15  
16  
17  
19  
20  
21  
23  
24  
25  
2CLR  
R
30  
29  
42  
2CLKEN  
2CLK  
2D1  
CE  
C1  
1D  
15  
2Q1  
8D  
5, 6  
One of Nine  
Channels  
To Eight Other Channels  
This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀ ꢁ ꢂꢃꢄ ꢅ ꢆ ꢇ ꢈ ꢉ ꢊ ꢁꢂ ꢃ ꢄꢅ ꢆꢇꢈ  
ꢄ ꢆ ꢋꢌꢍ ꢎ ꢌꢏꢐ ꢍꢑ ꢎꢒ ꢓꢔꢂꢃꢒ ꢔ ꢕ ꢍꢖ ꢋ ꢔꢕꢗ ꢖ ꢐ  
ꢘ ꢍꢎ ꢙ ꢈ ꢋꢐꢎꢂꢎ ꢒ ꢗ ꢏꢎ ꢖꢏ ꢎꢐ  
SCAS243A − APRIL 1991 − REVISED APRIL 1996  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V  
+ 0.5 V  
+ 0.5 V  
I
CC  
CC  
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V  
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
IK  
I
I
CC  
Output clamp current, I  
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Continuous current through V  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450 mA  
Maximum power package dissipation at T = 55°C (in still air)(see Note 2): DL package . . . . . . . . . . . 1.4 W  
A
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
recommended operating conditions (see Note 3)  
54AC16823  
MIN NOM  
74AC16823  
MIN NOM  
UNIT  
V
MAX  
MAX  
V
V
Supply voltage  
3
2.1  
5
5.5  
3
2.1  
5
5.5  
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 3 V  
= 4.5 V  
= 5.5 V  
= 3 V  
3.15  
3.85  
3.15  
3.85  
High-level input voltage  
V
V
IH  
0.9  
1.35  
1.65  
0.9  
1.35  
1.65  
= 4.5 V  
= 5.5 V  
V
IL  
Low-level input voltage  
V
V
Input voltage  
0
0
V
0
0
V
V
V
I
CC  
CC  
Output voltage  
V
CC  
−4  
V
CC  
−4  
O
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 3 V  
= 4.5 V  
= 5.5 V  
= 3 V  
−24  
−24  
12  
−24  
−24  
12  
I
High-level output current  
Low-level output current  
mA  
mA  
OH  
= 4.5 V  
= 5.5 V  
24  
24  
I
OL  
24  
24  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
0
10  
0
10  
ns/V  
T
A
−55  
125  
−40  
85  
°C  
NOTE 3: Unused inputs must be held high or low to prevent them from floating.  
ꢟꢤ ꢞ ꢝ ꢰꢥ ꢩꢜ ꢦ ꢞ ꢤ ꢠꢧ ꢟꢤ ꢲ ꢤ ꢫꢠ ꢩꢣꢤ ꢥꢛꢬ ꢃ ꢜꢦ ꢨꢦ ꢡꢛ ꢤꢨ ꢝꢞ ꢛꢝ ꢡ ꢟꢦ ꢛꢦ ꢦꢥ ꢟ ꢠꢛ ꢜꢤꢨ  
ꢡ ꢜꢦ ꢥ ꢰꢤ ꢠꢨ ꢟꢝ ꢞ ꢡ ꢠꢥ ꢛꢝ ꢥꢢꢤ ꢛ ꢜꢤ ꢞ ꢤ ꢩꢨ ꢠꢟ ꢢꢡꢛ ꢞ ꢮ ꢝꢛꢜ ꢠꢢꢛ ꢥꢠꢛ ꢝꢡꢤ ꢬ  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆ ꢇ ꢈ ꢉ ꢊ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇꢈ  
ꢄꢆ ꢋꢌꢍ ꢎ ꢌ ꢏꢐ ꢍ ꢑ ꢎ ꢒꢓ ꢔꢂꢃ ꢒ ꢔꢕ ꢍ ꢖ ꢋꢔꢕ ꢗꢖ ꢐ  
ꢘꢍ ꢎ ꢙ ꢈ ꢋꢐꢎꢂꢎ ꢒ ꢗꢏꢎ ꢖ ꢏꢎꢐ  
SCAS243A − APRIL 1991 − REVISED APRIL 1996  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
TA = 25°C  
54AC16823  
74AC16823  
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
2.9  
TYP  
MAX  
MIN  
2.9  
MAX  
MIN  
2.9  
MAX  
3 V  
4.5 V  
5.5 V  
3 V  
4.4  
4.4  
4.4  
I
I
= −50 µA  
OH  
5.4  
5.4  
5.4  
= −4 mA  
2.58  
3.94  
4.94  
2.48  
3.8  
2.48  
3.8  
V
OH  
V
OH  
4.5 V  
5.5 V  
5.5 V  
3 V  
I
I
= −24 mA  
= −75 mA  
OL  
4.8  
4.8  
3.85  
3.85  
OH  
0.1  
0.1  
0.1  
0.1  
0.1  
0.44  
0.44  
0.44  
1.65  
1
0.1  
0.1  
0.1  
0.44  
0.44  
0.44  
1.65  
1
4.5 V  
5.5 V  
3 V  
I
I
= 50 µA  
OL  
0.1  
= 12 mA  
= 24 mA  
0.36  
0.36  
0.36  
V
OL  
V
OL  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5 V  
I
I
OL  
= 75 mA  
OL  
I
I
I
V = V  
or GND  
0.1  
0.5  
8
µA  
µA  
µA  
pF  
pF  
I
I
CC  
V
= V  
O CC  
or GND  
5
5
OZ  
CC  
V = V  
or GND,  
or GND  
I = 0  
O
80  
80  
I
CC  
C
C
V = V  
3
i
I
CC  
V
= V  
O CC  
or GND  
5 V  
11  
o
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.  
timing requirements over recommended operating free-air temperature range,  
V
= 3 V 0.3 V (unless otherwise noted) (see Figure 1)  
CC  
T
= 25°C  
54AC16823  
74AC16823  
A
UNIT  
MIN  
0
MAX  
MIN  
0
MAX  
60  
MIN  
0
MAX  
60  
f
t
Clock frequency  
60  
MHz  
clock  
CLR low  
3.3  
8.4  
0.5  
7.2  
5.8  
0
3.3  
8.4  
0.5  
7.2  
5.8  
0
3.3  
8.4  
0.5  
7.2  
5.8  
0
Pulse duration  
ns  
ns  
ns  
w
CLK high or low  
CLR inactive  
Data  
t
t
Setup time before CLK↑  
Hold time after CLK↑  
su  
CLKEN low  
Data  
h
CLKEN high or low  
1
1
1
ꢟ ꢤ ꢞ ꢝ ꢰ ꢥ ꢩꢜ ꢦ ꢞ ꢤ ꢠꢧ ꢟꢤ ꢲ ꢤ ꢫ ꢠꢩ ꢣꢤ ꢥ ꢛꢬ ꢃ ꢜꢦ ꢨꢦ ꢡꢛ ꢤꢨ ꢝꢞ ꢛꢝ ꢡ ꢟꢦ ꢛꢦ ꢦꢥ ꢟ ꢠꢛ ꢜꢤꢨ  
ꢡ ꢜ ꢦ ꢥ ꢰꢤ ꢠꢨ ꢟꢝ ꢞ ꢡ ꢠꢥ ꢛꢝ ꢥꢢ ꢤ ꢛ ꢜꢤ ꢞ ꢤ ꢩꢨ ꢠ ꢟꢢꢡ ꢛꢞ ꢮ ꢝꢛꢜ ꢠꢢꢛ ꢥꢠꢛ ꢝꢡꢤ ꢬ  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀ ꢁ ꢂꢃꢄ ꢅ ꢆ ꢇ ꢈ ꢉ ꢊ ꢁꢂ ꢃ ꢄꢅ ꢆꢇꢈ  
ꢄ ꢆ ꢋꢌꢍ ꢎ ꢌꢏꢐ ꢍꢑ ꢎꢒ ꢓꢔꢂꢃꢒ ꢔ ꢕ ꢍꢖ ꢋ ꢔꢕꢗ ꢖ ꢐ  
ꢘ ꢍꢎ ꢙ ꢈ ꢋꢐꢎꢂꢎ ꢒ ꢗ ꢏꢎ ꢖꢏ ꢎꢐ  
SCAS243A − APRIL 1991 − REVISED APRIL 1996  
timing requirements over recommended operating free-air temperature range,  
V
= 5 V 0.5 V (unless otherwise noted) (see Figure 1)  
CC  
T
= 25°C  
54AC16823  
74AC16823  
A
UNIT  
MIN  
0
MAX  
MIN  
0
MAX  
115  
MIN  
0
MAX  
115  
f
t
Clock frequency  
115  
MHz  
clock  
CLR low  
3.3  
4.4  
0.6  
5
3.3  
4.4  
0.6  
5
3.3  
4.4  
0.6  
5
Pulse duration  
ns  
ns  
ns  
w
CLK high or low  
CLR inactive  
Data  
t
Setup time before CLK↑  
Hold time after CLK↑  
su  
h
CLKEN low  
Data  
4.2  
1.3  
1.4  
4.2  
1.3  
1.4  
4.2  
1.3  
1.4  
t
CLKEN high or low  
switching characteristics over recommended operating free-air temperature range,  
= 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)  
V
CC  
T = 25°C  
A
54AC16823  
74AC16823  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
60  
3.9  
4.7  
4
TYP  
MAX  
MIN  
60  
3.9  
4.7  
4
MAX  
MIN  
60  
3.9  
4.7  
4
MAX  
f
t
t
t
t
t
t
t
MHz  
max  
PLH  
PHL  
PHL  
PZH  
PZL  
PHZ  
PLZ  
13.8  
14.5  
12.4  
11.1  
15  
16.8  
17.3  
14.9  
14  
18.8  
18.9  
16.2  
15.4  
20.8  
11.2  
10.3  
18.8  
18.9  
16.2  
15.4  
20.8  
11.2  
10.3  
CLK  
CLR  
Q
Q
ns  
ns  
3
3
3
Q
Q
ns  
ns  
OE  
OE  
4.3  
4.5  
3.9  
18.7  
10.4  
9.3  
4.3  
4.5  
3.9  
4.3  
4.5  
3.9  
8.5  
7.7  
switching characteristics over recommended operating free-air temperature range,  
= 5 V 0.5 V (unless otherwise noted) (see Figure 1)  
V
CC  
T = 25°C  
A
54AC16823  
74AC16823  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
MIN  
115  
3.1  
3.9  
3.2  
2.2  
3
TYP  
MAX  
MIN  
115  
3.1  
3.9  
3.2  
2.2  
3
MAX  
MIN  
115  
3.1  
3.9  
3.2  
2.2  
3
MAX  
f
t
t
t
t
t
t
t
MHz  
max  
PLH  
PHL  
PHL  
PZH  
PZL  
PHZ  
PLZ  
7.8  
8.6  
7.4  
6.1  
7.4  
6.8  
6.2  
10.6  
11.4  
9.9  
12  
12.7  
11  
12  
12.7  
11  
CLK  
CLR  
Q
Q
ns  
ns  
8.6  
9.7  
9.7  
Q
Q
ns  
ns  
OE  
OE  
10.6  
8.7  
11.8  
9.3  
11.8  
9.3  
4.2  
3.7  
4.2  
3.7  
4.2  
3.7  
7.8  
8.6  
8.6  
operating characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 1 MHz  
L
TYP  
36  
UNIT  
Outputs enabled  
Outputs disabled  
C
Power dissipation capacitance per flip-flop  
C
pF  
pd  
18  
ꢟꢤ ꢞ ꢝ ꢰꢥ ꢩꢜ ꢦ ꢞ ꢤ ꢠꢧ ꢟꢤ ꢲ ꢤ ꢫꢠ ꢩꢣꢤ ꢥꢛꢬ ꢃ ꢜꢦ ꢨꢦ ꢡꢛ ꢤꢨ ꢝꢞ ꢛꢝ ꢡ ꢟꢦ ꢛꢦ ꢦꢥ ꢟ ꢠꢛ ꢜꢤꢨ  
ꢡ ꢜꢦ ꢥ ꢰꢤ ꢠꢨ ꢟꢝ ꢞ ꢡ ꢠꢥ ꢛꢝ ꢥꢢꢤ ꢛ ꢜꢤ ꢞ ꢤ ꢩꢨ ꢠꢟ ꢢꢡꢛ ꢞ ꢮ ꢝꢛꢜ ꢠꢢꢛ ꢥꢠꢛ ꢝꢡꢤ ꢬ  
ꢤꢞ  
ꢛꢜ  
ꢝꢰ  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
ꢀꢁ ꢂꢃ ꢄꢅ ꢆ ꢇ ꢈ ꢉ ꢊ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇꢈ  
ꢄꢆ ꢋꢌꢍ ꢎ ꢌ ꢏꢐ ꢍ ꢑ ꢎ ꢒꢓ ꢔꢂꢃ ꢒ ꢔꢕ ꢍ ꢖ ꢋꢔꢕ ꢗꢖ ꢐ  
ꢘꢍ ꢎ ꢙ ꢈ ꢋꢐꢎꢂꢎ ꢒ ꢗꢏꢎ ꢖ ꢏꢎꢐ  
SCAS243A − APRIL 1991 − REVISED APRIL 1996  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CC  
TEST  
S1  
S1  
t
/t  
Open  
PLH PHL  
/t  
500 Ω  
Open  
GND  
From Output  
Under Test  
t
2 × V  
CC  
GND  
PLZ PZL  
/t  
t
PHZ PZH  
C
= 50 pF  
L
500 Ω  
(see Note A)  
LOAD CIRCUIT  
V
CC  
Timing Input  
Data Input  
50%  
0 V  
t
w
t
h
t
V
CC  
su  
V
CC  
Input  
50%  
50%  
50%  
50%  
0 V  
0 V  
VOLTAGE WAVEFORMS  
VOLTAGE WAVEFORMS  
Output  
Control  
(low-level  
enabling)  
V
V
CC  
CC  
Input  
50%  
50%  
50%  
50%  
0 V  
0 V  
t
PZL  
t
t
PHL  
PLH  
t
PLZ  
Output  
Waveform 1  
V
OH  
[ V  
CC  
In-Phase  
Output  
50% V  
50% V  
CC  
50% V  
50% V  
CC  
V
CC  
20% V  
S1 at 2 × V  
(see Note B)  
CC  
CC  
V
OL  
OL  
t
PHZ  
t
PLH  
t
PHL  
t
PZH  
Output  
Waveform 2  
S1 at GND  
V
OH  
V
OH  
Out-of-Phase  
Output  
80% V  
CC  
50% V  
50% V  
CC  
CC  
CC  
[ 0 V  
V
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
includes probe and jig capacitance.  
VOLTAGE WAVEFORMS  
NOTES: A.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t = 3 ns, t = 3 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
PACKAGE OPTION ADDENDUM  
www.ti.com  
30-Mar-2005  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
SSOP  
SSOP  
Drawing  
74AC16823DL  
OBSOLETE  
OBSOLETE  
DL  
56  
56  
TBD  
TBD  
Call TI  
Call TI  
Call TI  
Call TI  
74AC16823DLR  
DL  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan  
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS  
&
no Sb/Br)  
-
please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 1  
MECHANICAL DATA  
MSSO001C – JANUARY 1995 – REVISED DECEMBER 2001  
DL (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
48 PINS SHOWN  
0.025 (0,635)  
48  
0.0135 (0,343)  
0.008 (0,203)  
0.005 (0,13)  
M
25  
0.010 (0,25)  
0.005 (0,13)  
0.299 (7,59)  
0.291 (7,39)  
0.420 (10,67)  
0.395 (10,03)  
Gage Plane  
0.010 (0,25)  
0°ā8°  
1
24  
0.040 (1,02)  
0.020 (0,51)  
A
Seating Plane  
0.004 (0,10)  
0.008 (0,20) MIN  
PINS **  
0.110 (2,79) MAX  
28  
48  
0.630  
56  
DIM  
0.380  
(9,65)  
0.730  
A MAX  
A MIN  
(16,00) (18,54)  
0.370  
(9,40)  
0.620  
0.720  
(15,75) (18,29)  
4040048/E 12/01  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
D. Falls within JEDEC MO-118  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Amplifiers  
Applications  
Audio  
Automotive  
Broadband  
Digital Control  
Medical  
Military  
Optical Networking  
Security  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
www.ti.com/audio  
Data Converters  
DLP® Products  
DSP  
Clocks and Timers  
Interface  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/medical  
www.ti.com/military  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
dsp.ti.com  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
power.ti.com  
microcontroller.ti.com  
www.ti-rfid.com  
Logic  
Power Mgmt  
Microcontrollers  
RFID  
Telephony  
Video & Imaging  
Wireless  
RF/IF and ZigBee® Solutions www.ti.com/lprf  
www.ti.com/wireless  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2009, Texas Instruments Incorporated  

相关型号:

74AC16823DLR

18-Bit Bus Interface Flip-Flops with 3-State Outputs 56-SSOP -40 to 85
TI

74AC16824DL

Logic IC
ETC

74AC16827DL

Logic IC
ETC

74AC16827DLR

AC SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
TI

74AC16828DL

Logic IC
ETC

74AC16828DLR

AC SERIES, DUAL 10-BIT DRIVER, INVERTED OUTPUT, PDSO56
TI

74AC16833DL

Logic IC
ETC

74AC16833DLR

AC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56
TI

74AC16834DL

Logic IC
ETC

74AC16834DLR

AC SERIES, 18-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56
TI

74AC16841DL

Logic IC
ETC

74AC16842DL

Logic IC
ETC